Diagonal 8.923mm (Type 1/1.8) Progressive Scan CCD Image Sensor with Square Pixel for B/W Video Cameras

ICX274AL

Description

The ICX274AL is a diagonal 8.923mm (Type 1/1.8) interline CCD solid-state image sensor with a square pixel array and 2.01M effective pixels. Progressive scan allows all pixels' signals to be output independently within approximately 1/15 second, and output is also possible using various addition and pulse elimination methods. This chip features an electronic shutter with variable charge-storage time which makes it possible to realize full-frame still images without a mechanical shutter. Further, high sensitivity and low dark current are achieved through the adoption of Super HAD CCD technology.

(Applications: Still cameras which require high resolution, etc.)

Features

- ◆ High horizontal and vertical resolution
- Supports the following modes

Progressive scan mode (with/without mechanical shutter)

2/8-line readout mode

2/4-line readout mode

2-line addition mode

Center scan modes (1), (2) and (3)

AF modes (1) and (2)

- ◆ Square pixel
- ◆ Horizontal drive frequency: 28.6364MHz (typ.), 36.0MHz (max.)
- ◆ Reset gate bias need no adjustment
- ◆ High sensitivity, low dark current
- ◆ Continuous variable-speed shutter function
- ◆ Excellent anti-blooming characteristics
- ◆ 20-pin high-precision plastic package

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

- 1 - E01X50E88-CR

Device Structure

◆ Interline CCD image sensor

♦ Image size : Diagonal 8.923mm (Type 1/1.8)

◆ Total number of pixels
 ♦ Number of effective pixels
 • Number of active pixels
 • Recommended number of recording pixels
 : 1688 (H) × 1248 (V) approx. 2.11M pixels
 • 1628 (H) × 1236 (V) approx. 2.01M pixels
 • 1620 (H) × 1220 (V) approx. 1.98M pixels
 • Recommended number of recording pixels: 1600 (H) × 1200 (V) approx. 1.92M pixels

♦ Chip size : 8.50mm (H) × 6.80mm (V) ♦ Unit cell size : 4.40μm (H) × 4.40μm (V)

♦ Optical black : Horizontal (H) direction: Front 12 pixelμs, rear 48 pixels

Vertical (V) direction: Front 10 pixels, rear 2 pixels


♦ Number of dummy bits : Horizontal 28

Vertical 1

◆ Substrate material : Silicon

Optical Black Position

(Top View)



USE RESTRICTION NOTICE

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the CCD image sensor products ("Products") set forth in this specifications book. Sony Corporation ("Sony") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a Sony subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of Sony on such a use restriction notice when you consider using the Products.

Use Restrictions

- ◆ The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by Sony from time to time.
- ◆ You should not use the Products for critical applications which may pose a life- or injury- threatening risk or are highly likely to cause significant property damage in the event of failure of the Products. You should consult your Sony sales representative beforehand when you consider using the Products for such critical applications. In addition, you should not use the Products in weapon or military equipment.
- ◆ Sony disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

Design for Safety

◆ Sony is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

Export Control

♦ If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations. You should be responsible for compliance with the said laws or regulations.

No License Implied

◆ The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that Sony and its licensors will license any intellectual property rights in such information by any implication or otherwise. Sony will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.

Governing Law


◆ This Notice shall be governed by and construed in accordance with the laws of Japan, without reference to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the court of first instance.

Other Applicable Terms and Conditions

◆ The terms and conditions in the Sony additional specifications, which will be made available to you when you order the Products, shall also be applicable to your use of the Products as well as to this specifications book. You should review those terms and conditions when you consider purchasing and/or using the Products.

Block Diagram and Pin Configuration

(Top View)



Pin Description

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	Vф4	Vertical register transfer clock	11	VDD	Supply voltage
2	Vф3A	Vertical register transfer clock	12	φRG	Reset gate clock
3	Vф3B	Vertical register transfer clock	13	Нф2В	Horizontal register transfer clock
4	Vфзс	Vertical register transfer clock	14	Нф1В	Horizontal register transfer clock
5	V ф2A	Vertical register transfer clock	15	GND	GND
6	V ф2В	Vertical register transfer clock	16	φSUB	Substrate clock
7	Vф2С	Vertical register transfer clock	17	Csub	Substrate bias*1
8	Vф1	Vertical register transfer clock	18	VL	Protective transistor bias
9	GND	GND	19	Нф1А	Horizontal register transfer clock
10	Vout	Signal output	20	Нф2А	Horizontal register transfer clock

 $^{^{*1}\,}$ DC bias is generated within the CCD, so that this pin should be grounded externally through a capacitance of 0.1 $\mu F.$



Absolute Maximum Ratings

	Item	Ratings	Unit	Remarks
	Vdd, Vout, фRG – фSUB	-40 to +12	V	
	$V\phi_{2\alpha}$, $V\phi_{3\alpha} - \phi_{SUB}$ ($\alpha = A \text{ to C}$)	-50 to +15	V	
Against ∮SUB	Vφ1, Vφ4, VL – φSUB	-50 to +0.3	V	
	Hφ1β, H φ2β, $GND - φSUB (β = A, B)$	-40 to +0.3	V	
	Csub – \$SUB	–25 to	V	
	VDD, VOUT, фRG, CSUB – GND	-0.3 to +22	V	
Against GND	V φ1, V φ2 α , V φ3 α , V φ4 – GND (α = A to C)	-10 to +18	V	
	H φ1 β , H φ2 β – G ND (β = A, B)	-10 to +6.5	V	
Against V	$V\phi_{2\alpha}$, $V\phi_{3\alpha} - VL$ (α = A to C)	-0.3 to +28	V	
Against V∟	Vφ1, Vφ4, Hφ1β, Hφ2β, GND – VL (β = A, B)	-0.3 to +15	V	
	Voltage difference between vertical clock input pins	to +15	V	*1
Between input clock pins	$H\phi_{1\beta}-H\phi_{2\beta}\ (\beta=A,B)$	-6.5 to +6.5	V	
old on pillo	$H\phi_{1\beta}, H\phi_{2\beta} - V\phi_{4} \ (\beta = A, B)$	-10 to +16	V	
Storage temperature		-30 to +80	°C	
Guaranteed tempera	ture of performance	-10 to +60	°C	
Operating temperatu	re	-10 to +75	°C	

^{*1 +24}V (Max.) is guaranteed when clock width < $10\mu s$, clock duty factor < 0.1%.

⁺¹⁶V (Max.) is guaranteed during power-on or power-off.

Bias Conditions

Item		Symbol	Min.	Тур.	Max.	Unit	Remarks	
Supply voltage	oltage V _{DD} 14.55 15.0 15.45							
Protective transisto	sistor bias VL *3							
Substrate voltage	No line addition*1	VsuB	Inter	nally generated \	/alue		*4	
adjustment range 2-line addition		VsuB2	8.8		14.4	٧		
Substrate voltage adjustment accuracy	су	ΔVsuв	Indicated voltage – 0.2	Indicated voltage	Indicated voltage + 0.2	V		
Reset gate clock		φRG		*5		V		

^{*1} Progressive scan mode, 2/8-line readout mode, 2/4-line readout mode, center scan modes (1) and (3), and AF modes (1) and (2)

The substrate voltage (Vsub) for modes without line addition is generated internally.

The substrate voltage setting value for use with vertical 2-line addition is indicated by a code on the bottom surface of the image sensor. Adjust the substrate voltage to the indicated voltage.

The code and the actual value correspond as follows.

VsuB2 code	1	2	3	4	6	7	8	9	Α	С	d	Е	f	G	h
Actual value	8.8	9.0	9.2	9.4	9.6	9.8	10.0	10.2	10.4	10.6	10.8	11.0	11.2	11.4	11.6
VsuB2 code	J	K	L	m	Ν	Р	R	S	C	٧	W	Х	Υ	Z	
Actual value	11.8	12.0	12.2	12.4	12.6	12.8	13.0	13.2	13.4	13.6	13.8	14.0	14.2	14.4	

[Example] "h" indicates a VSUB2 setting of 11.6V.

DC characteristics

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Supply current	IDD	7.0	10.0	13.0	mA	

^{*2 2-}line addition mode and center scan mode (2)

^{*3} VL setting is the VvL voltage of the vertical clock waveform, or the same voltage as the VL power supply for the V driver should be used.

^{*4} Substrate voltage (VsuB2) setting value indication

^{*5} Do not apply a DC bias to the reset gate clock pin, because a DC bias is generated within the CCD.



Clock Voltage Conditions

Item	Symbol	Min.	Тур.	Max.	Unit	Waveform diagram	Remarks
Readout clock voltage	VvT	14.55	15.0	15.45	V	1	
	Vvh1, Vvh2	-0.05	0	0.05	V	2	VvH = (VvH1 + VvH2)/2
	VvH3, VvH4	-0.2	0	0.05	V	2	
	VVL1, VVL2, VVL3, VVL4	-8.0	-7.5	-7.0	V	2	VVL = (VVL3 + VVL4)/2
Vertical transfer	Vφv	6.8	7.5	8.05	V	2	Vφv = VvHn – VvLn (n = 1 to 4)
clock voltage	VvH3 – VvH	-0.25		0.1	V	2	
	Vvh4 – Vvh	-0.25		0.1	V	2	
	Vvнн			0.5	V	2	High-level coupling
	VVHL			0.5	V	2	High-level coupling
	VVLH			0.5	V	2	Low-level coupling
	VVLL			0.5	V	2	Low-level coupling
	Vфн	4.75	5.0	5.25	V	3	
Horizontal transfer clock voltage	VHL	-0.05	0	0.05	V	3	
	Vcr	0.8	2.5		V	3	Cross-point voltage
	Vþrg	3.0	3.3	5.25	V	4	
Reset gate clock voltage	VRGLH – VRGLL			0.4	V	4	Low-level coupling
	VRGL - VRGLm			0.5	V	4	Low-level coupling
Substrate clock voltage	Vфsuв	21.5	22.5	23.5	V	5	




Clock Equivalent Circuit Constants

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
	C ₀ V1		3300		pF	
	Сфу2А, Сфу2В		1200		pF	
Capacitance between vertical transfer	Сфу2С		2700		pF	
clock and GND	Сфуза, Сфузв		1000		pF	
	Сфvзс		1800		pF	
	Сф∨4		6800		pF	
	СфV12 (А, В)		120		pF	
	C _{\$\psi\$V12C}		220		pF	
	СфV13 (А, В)		150		pF	
	СфV13С		270		pF	
	Сф∨14		2700		pF	
	СфV2 (A, B), 3 (A, B)		470		pF	
Capacitance between vertical transfer clocks	СфV2 (A, B), 3С		680		pF	
diono	СфV2 (А, В), 4		680		pF	
	СфV2С, 3 (А, В)		1000		pF	
	Сфv2С, 3С		820		pF	
	СфV2С, 4		1800		pF	
	СфV3 (A, B), 4		820		pF	
	СфV3С, 4		1500		pF	
Capacitance between horizontal transfer	Сфн1		100		pF	
clock and GND	Сфн2		100		pF	
Capacitance between horizontal transfer clocks	Сфнн		47		pF	
Capacitance between reset gate clock and GND	СфRG		2		pF	
Capacitance between substrate clock and GND	Сфѕив		820		pF	
Vertical transfer clock assists resists	R1, R4		30		Ω	
Vertical transfer clock series resistor	R2 (A, B, C), 3 (A, B, C)		62		Ω	
Vertical transfer clock ground resistor	RGND		15		Ω	
Horizontal transfer clock series resistor	Rфн		7		Ω	
Horizontal transfer clock ground resistor	Rфн2		20		kΩ	
Reset gate clock and series resistor	Rørg		4.7		Ω	

Note) Expressions using parentheses such as $C\phi v_2$ (A,B), 3C indicate items which include all combinations of the pins within the parentheses.


For example, $C\phi V2$ (A, B), 3C indicates [$C\phi V2A3C$, $C\phi V2B3C$].

SONY ICX274AL



Vertical transfer clock equivalent circuit

Note) $C\phi_{2\alpha2\beta}$ and $C\phi_{3\alpha3\beta}$ (α = A to C, β = A to C other than α) are sufficiently small relative to other capacitance between other vertical clocks in the equivalent circuit, so these are omitted from the equivalent circuit diagram.




Horizontal transfer clock equivalent circuit

Reset gate clock equivalent circuit




Drive Clock Waveform Conditions

1. Readout clock waveform



2. Vertical transfer clock waveform




VvH = (VvH1 + VvH2)/2

 $V_{VL} = (V_{VL3} + V_{VL4})/2$

 $V\phi V = VVHN - VVLN (n = 1 to 4)$




3. Horizontal transfer clock waveform



Cross-point voltage for the $H\phi1\beta$ rising side of the horizontal transfer clocks $H\phi1\beta$ and $H\phi2\beta$ waveforms is Vcr. The overlap period for twh and twl of horizontal transfer clocks $H\phi1\beta$ and $H\phi2\beta$ is two. (β = A, B)

4. Reset gate clock waveform



VRGLH is the maximum value and VRGLL is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG.

In addition, VRGL is the average value of VRGLH and VRGLL.


 $V_{RGL} = (V_{RGLH} + V_{RGLL})/2$

Assuming VRGH is the minimum value during the interval twh, then:

 $V \phi RG = V RGH - V RGL$

Negative overshoot level during the falling edge of RG is VRGLm.

5. Substrate clock waveform





Clock Switching Characteristics

(Horizontal drive frequency: 28.6364MHz)

Item	Symbol		twh			twl			tr			tf		Unit	Remarks
Item	Cymbol	Min.	Тур.	Max.	Offic	Remarks									
Readout clock	VT	3.3	3.5						0.5			0.5		μS	During readout
Vertical transfer clock	$V\phi 1, V\phi 4,$ $V\phi 2\alpha, V\phi 3\alpha$ $(\alpha = A \text{ to C})$										15		400	ns	*1
Horizontal	$H\phi_{1\beta}$ $(\beta = A, B)$	10	12.5		10	12.5			5	7.5		5	7.5	ns	ns *2
transfer clock		10	12.5		10	12.5			5	7.5		5	7.5	113	
Reset gate clock	φRG	4	7			24			2			3		ns	
Substrate clock	φSUB		2.1							0.5			0.5	μS	When draining charge

Item	Symbol		two		Unit	Remarks	
	Symbol	Min.	Тур.	Max.	Offic	Remarks	
Horizontal transfer clock	Нф1А, Нф1В, Нф2А, Нф2В	8	10		ns		

(Horizontal drive frequency: 36MHz)

Item	Symbol		twh			twl			tr			tf		Unit	Remarks
item	Cyrribor	Min.	Тур.	Max.	Oilit	Remarks									
Readout clock	VT	4.0	4.2						0.5			0.5		μS	During readout
Vertical transfer clock	$V\phi 1, V\phi 4,$ $V\phi 2\alpha, V\phi 3\alpha$ $(\alpha = A \text{ to C})$										15		400	ns	*1
Horizontal	$H\phi_{1\beta}$ $(\beta = A, B)$	8	9		8	9			5	6		5	6	- ns	*2
transfer clock		8	9		8	9			5	6		5	6		
Reset gate clock	φRG	4	5.5			8			2			3		ns	
Substrate clock	φSUB		1.67							0.25			0.25	μS	When draining charge

Item	Symbol		two		Unit	Remarks		
item	Symbol	Min.	Тур.	Max.	Offic	Remarks		
Horizontal transfer clock	Нф1А, Нф1В, Нф2А, Нф2В	8	9		ns			

^{*1} When two vertical transfer clock drivers CXD3400N are used.

^{*2} tf \geq tr - 2ns, and the cross-point voltage (VcR) for the H ϕ 1 β (β = A, B) rising side of the H ϕ 1 β and H ϕ 2 β waveforms must be V ϕ H/2 [V] or more.



Spectral Sensitivity Characteristics

(excludes lens characteristics and light source characteristics)




Image Sensor Characteristics

(Ta = 25°C)

Item	Symbol	Min.	Тур.	Max.	Unit	Measurement method		Remarks		
Sensitivity	S	335	420	545	mV	1	1/30s accumulation			
Saturation signal	Vsat	400			mV	2	Ta = 60°C	No line addition*2		
Saturation signal	Vsat2 *1	400			IIIV	2	1a - 00 C	2-line addition*3		
			-100	-92			Progressiv	e scan mode*4		
Smear	Sm		-94	-86	dB	3	2/4-line readout mode*5			
			-88	-80			2/8-line readout mode*6			
				20			Zone 0 and	ΙΙ		
Video signal shading	SH			25	%	4	Zone 0, zone I, zone II and zone II'			
Dark signal	Vdt			8	mV	5	Ta = 60°C, 14.985 frame/s			
Dark signal shading	∆Vdt			2	mV	6	Ta = 60°C, 14.985 frame/s*7			
Lag	Lag			0.5	%	7				

^{*1} Vsat2 is the saturation signal level in 2-line addition mode, and is 200mV per pixel.

^{*2} Progressive scan mode, 2/8-line readout mode, 2/4-line readout mode, and center scan modes (1) and (3).

^{*3 2-}line addition mode and center scan mode (2).


^{*4} Same for 2-line addition mode and center scan modes (2) and (3).

^{*5} Same for center scan mode (1).


^{*6} Same for AF modes (1) and (2).

^{*7} Excludes vertical dark signal shading caused by vertical register high-speed transfer.

Zone Definition of Video Signal Shading



Measurement System




Note) Adjust the AMP gain so that the gain between [*A] and [*B] equals 1.



Image Sensor Characteristics Measurement Method

Readout modes

The diagrams below and on the following pages show the output methods for the following nine readout modes.



Note) Blacked out portions in the diagram indicate pixels which are not read out. Output starts from line 1 in 2/8-line decimation mode.

1. Progressive scan mode

In this mode, all pixel signals are output in non-interlace format in 1/14.985s.

All pixel signals within the same exposure period are read out simultaneously, making this mode suitable for high resolution image capturing.


2. 2/8-line readout mode

All effective area signals are output in approximately 1/30s by reading out the signals for only two out of eight lines (1st and 6th lines, 9th and 14th lines).

This readout mode emphasizes processing speed over vertical resolution, making it suitable for AE/AF and other control and for checking images on LCD viewfinders.

3. 2/4-line readout mode

All effective area signals are output in approximately 1/20s by reading out the signals for only two out of four lines (3rd and 4th lines, 7th and 8th lines, and so on).



Note) Blacked out portions in the diagram indicate pixels which are not read out.

After reading out the pixels indicated by — and transferring two lines, the pixels indicated by — are read out and two pixels of the same color are added by the vertical transfer block.

4. 2-line addition mode


In this mode, the signals for only two out of four lines (3rd and 4th lines, 7th and 8th lines, and so on) are read out, the vertical register is shifted by 2 bits, and then the signals of the remaining two out of the four lines (1st and 2nd lines, 5th and 6th lines, and so on) are read out and added within the vertical register. All effective area signals are output in approximately 1/20s.

5. Center scan mode (1)

In this mode, the signals for only two out of four lines (3rd and 4th lines, 7th and 8th lines, and so on) are read out. The undesired portions are swept by vertical register high-speed transfer, and the vertical 1136-pixel region in the center of the picture is output by the above readout method. The number of output lines is 568 lines at 36MHz, and 434 lines at 28.6364MHz. The frame rate is increased (approximately 30 frames/s) by setting the number of output lines to that of VGA mode, making this mode suitable for VGA moving pictures. (However, the angle of view decreases.)

6. Center scan mode (2)

In this mode, the signals for only two out of four lines (3rd and 4th lines, 7th and 8th lines, and so on) are read out, the vertical register is shifted by 2 bits, and then the signals of the remaining two out of the four lines (1st and 2nd lines, 5th and 6th lines, and so on) are read out and added within the vertical register. The undesired portions are swept by vertical register high-speed transfer, and the vertical 1136-pixel region in the center of the picture is output by the above readout method. The number of output lines is 568 lines at 36MHz, and 434 lines at 28.6364MHz. The frame rate is increased (approximately 30 frames/s) by setting the number of output lines to that of VGA mode, making this mode suitable for VGA moving pictures. (However, the angle of view decreases.)



Note) Blacked out portions in the diagram indicate pixels which are not read out.

7. Center scan mode (3)

This is the center scan mode using the progressive scan method.

The undesired portions are swept by vertical register high-speed transfer, and the picture center is cut out. The number of output lines is 580 lines at 36MHz, and 444 lines at 28.6364MHz.

8. AF mode (1)


In this mode, the undesired portions are swept by vertical register high-speed transfer, and the vertical 940-pixel region in the center of the picture is output in approximately 1/60s by reading out the signals for only two out of eight lines (1st and 6th lines, 9th and 14th lines). The number of output lines is 235 lines at 36MHz, and 170 lines at 28.6364MHz. This mode aims for even faster AF control than 2/8-line readout mode.

9. AF mode (2)

In this mode, the undesired portions are swept by vertical register high-speed transfer, and the vertical 300-pixel region in the center of the picture is output in approximately 1/120s by reading out the signals for only two out of eight lines (1st and 6th lines, 9th and 14th lines). The number of output lines is 75 lines at 36MHz, and 43 lines at 28.6364MHz. This mode aims for even faster AF control than 2/8-line readout mode.



Center scan and AF modes



Description of Center Scan and AF Mode Operation

The center scan and AF modes realize high frame rates by sweeping the top and bottom of the picture with high-speed transfer and cutting out the center of the picture.

The various readout modes during center scan and AF operation are described below.

• AF modes

AF mode (1), (2): The output method is the same as readout in 2/8-line readout mode.

• Center scan modes

Center scan mode (1): The output method is the same as 2/4-line readout mode.

Center scan mode (2): The output method consists of 2-line addition readout whereby the signals for only two out of four lines (3rd and 4th lines, 7th and 8th lines, and so on) are read out, the vertical register is shifted by 2 bits, and then the signals of the remaining two out of the four lines (1st and 2nd lines, 5th and 6th lines, and so on) are read out and added within the vertical register.

Center scan mode (3): The output method is the same as progressive scan mode.

The readout method, frame rate, number of output lines and other information for each readout mode are shown in the table below.

Mode	Readout method	Addition method	Frame rate (frame/s)		Number of output effective pixel data lines	
			28.6MHz	36MHz	28.6MHz	36MHz
Progressive scan mode	Progressive scan	None	9.99	14.985	1220	1220
2/8-line readout mode	2/8-line readout	None	29.97	29.97	305	305
2/4-line readout mode	2/4-line readout	None	19.98	19.98	610	610
2-line addition mode	2/4-line readout	Vertical 2-line	19.98	19.98	1220	1220
Center scan mode (1)	2/4-line readout	None	29.97	29.97	434	568
Center scan mode (2)	2-line addition readout	Vertical 2-line	29.97	29.97	434	568
Center scan mode (3)	Progressive scan	None	29.97	29.97	444	580
AF mode (1)	2/8-line readout	None	59.94	59.94	170	235
AF mode (2)	2/8-line readout	None	119.88	119.88	43	75



Measurement conditions

- 1. In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions, and the progressive scan readout mode is used.
- 2. In the following measurements, spot pixels are excluded and, unless otherwise specified, the optical black level (OB) is used as the reference for the signal output, which is taken as the value measured at point [*B] of the measurement system.

Definition of standard imaging conditions

Standard imaging condition I:

Use a pattern box (luminance: 706cd/m², color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F8. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

Standard imaging condition II:

Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

1. Sensitivity

Set to the standard imaging condition I. After selecting the electronic shutter mode with a shutter speed of 1/100s, measure the signal output (Vs) at the center of the screen, and substitute the values into the following formulas.

$$S = V_S \times (100/30) [mV]$$

2. Saturation signal

Set to the standard imaging condition II. After adjusting the luminous intensity to 10 times the intensity with the average value of the G chanel signal output, 150mV, measure the minimum values of the signal outputs.

3. Smear

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity to 500 times the intensity with the average value of the signal output, 150mV. After the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value (Vsm [mV]) of the signal outputs, and substitute the values into the following formula. Smear in modes other than progressive scan mode is calculated from the storage time and signal addition method. As a result, 2-line addition mode and center scan modes (2) and (3) are the same as progressive scan mode, 2/4-line readout mode and center scan mode (1) are two times progressive scan mode, and 2/8-line readout mode and AF modes (1) and (2) are four times progressive scan mode.

Sm =
$$20 \times log \{(Vsm/200) \times (1/500) \times (1/10)\} [dB] (1/10 V method conversion value)$$

4. Video signal shading

Set to the standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjusting the luminous intensity so that the average value of the signal output is 150mV. Then measure the maximum value (Vmax [mV]) and minimum value (Vmin [mV]) of the G signal output and substitute the values into the following formula.

SH =
$$(Vmax - Vmin)/150 \times 100 [\%]$$

5. Dark signal

Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature of 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

6. Dark signal shading


After measuring 5, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula.

$$\Delta Vdt = Vdmax - Vdmin [mV]$$


7. Lag

Adjust the signal output generated by the strobe light to 150mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal amount (Vlag). Substitute the value into the following formula.

Lag = $(Vlag/150) \times 100 [\%]$




Drive Circuit




Drive Timing Chart

Vertical Sync Progressive Scan Mode




Horizontal Sync Progressive Scan Mode






Vertical Sync Progressive Scan Mode






Vertical Sync Progressive Scan Mode (With Mechanical Shutter)




Vertical Sync Progressive Scan Mode (With Mechanical Shutter)






Vertical Sync 2/8-line Readout Mode






Horizontal Sync 2/8-line Readout Mode




Vertical Sync 2/8-line Readout Mode






Vertical Sync 2/4-line Readout Mode






Horizontal Sync 2/4-line Readout Mode




Vertical Sync 2/4-line Readout Mode






Vertical Sync 2-line Addition Mode







Horizontal Sync 2-line Addition Mode




Vertical Sync 2-line Addition Mode



Vertical Sync Center Scan Mode (1)/(28.6MHz)




Vertical Sync Center Scan Mode (1)/(36MHz)




Note) The 581H horizontal period is 601clk.


Vertical Sync Center Scan Mode (1)




Vertical Sync Center Scan Mode (1)/(28.6MHz)




Vertical Sync Center Scan Mode (1)/(36MHz)



Vertical Sync Center Scan Mode (2)/(28.6MHz)




Vertical Sync Center Scan Mode (2)/(36MHz)




- 42 -


Vertical Sync Center Scan Mode (2)




Vertical Sync Center Scan Mode (2)/(28.6MHz)




Vertical Sync Center Scan Mode (2)/(36MHz)




Horizontal Sync Center Scan Modes (1) and (2)



Vertical Sync Center Scan Modes (1) and (2)/(28.6MHz)




Vertical Sync Center Scan Modes (1) and (2)/(36MHz)






Vertical Sync Center Scan Mode (3)/(28.6MHz)



- 49 -




Vertical Sync Center Scan Mode (3)/(36MHz)




Note) The 626H horizontal period is 1200clk.

Horizontal Sync Center Scan Mode (3)







Vertical Sync Center Scan Mode (3)




Vertical Sync Center Scan Mode (3)/(28.6MHz)




Vertical Sync Center Scan Mode (3)/(36MHz)




Vertical Sync Center Scan Mode (3)/(28.6MHz)




Vertical Sync Center Scan Mode (3)/(36MHz)




Vertical Sync AF Mode (1)/(28.6MHz)




Vertical Sync AF Mode (1)/(36MHz)




Vertical Sync AF Mode (1)/(28.6MHz)




Vertical Sync AF Mode (1)/(36MHz)




Vertical Sync AF Mode (1)/(28.6MHz)



Vertical Sync AF Mode (1)/(36MHz)




Vertical Sync AF Mode (2)/(28.6MHz)







Vertical Sync AF Mode (2)/(36MHz)




Vertical Sync AF Mode (2)/(28.6MHz)




Vertical Sync AF Mode (2)/(36MHz)



Vertical Sync AF Mode (2)/(28.6MHz)




Vertical Sync AF Mode (2)/(36MHz)






Horizontal Sync AF Modes (1) and (2)



Vertical Sync AF Modes (1) and (2)



Notes On Handling

1. Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- (1) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
- (2) When handling directly use an earth band.
- (3) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- (4) Ionized air is recommended for discharge when handling CCD image sensors.
- (5) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.

2. Soldering

- (1) Make sure the package temperature does not exceed 80°C.
- (2) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a 30W soldering iron with a ground wire and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- (3) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero-cross On/Off type and connect it to ground.


3. Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operations as required, and use them.

- (1) Perform all assembly operations in a clean room (class 1000 or less).
- (2) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
- (3) Clean with a cotton bud and ethyl alcohol if grease stained. Be careful not to scratch the glass.
- (4) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- (5) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.

4. Installing (attaching)

(1) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)



Compressive strength

Torsional strength

- (2) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
- (3) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to other locations as a precaution.


SONY ICX274AL

(4) The notch of the package is used for directional index, and that can not be used for reference of fixing. In addition, the cover glass and seal resin may overlap with the notch of the package.

- (5) If the leads are bent repeatedly and metal, etc., clash or rub against the package, the dust may be generated by the fragments of resin.
- (6) Acrylate anaerobic adhesives are generally used to attach CCD image sensors. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives. (reference)

5. Others

- (1) Do not expose to strong light (sun rays) for long periods. For continuous using under cruel condition exceeding the normal using condition, consult our company.
- (2) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- (3) Brown stains may be seen on the bottom or side of the package. But this does not affect the CCD characteristics.
- (4) This package has 2 kinds of internal structure. However, their package outline, optical size, and strength are the same.



The cross section of lead frame can be seen on the side of the package for structure A.

Package Outline

(Unit: mm)

