TRUESENSE
imaging, inc.

KAI-01050 IMAGE SENSOR

1024 (H) X 1024 (V) INTERLINE CCD IMAGE SENSOR



NOVEMBER 16, 2012

DEVICE PERFORMANCE SPECIFICATION

REVISION 2.0 PS-0005

TABLE OF CONTENTS

TABLE OF FIGURES

Summary Specification

KAI-01050 Image Sensor

DESCRIPTION

The KAI-01050 Image Sensor is a 1-megapixel CCD in a 1/2" optical format. Based on the TRUESENSE 5.5 micron Interline Transfer CCD Platform, the sensor features broad dynamic range, excellent imaging performance, and a flexible readout architecture that enables use of 1, 2, or 4 outputs for full resolution readout up to 120 frames per second. A vertical overflow drain structure suppresses image blooming and enables electronic shuttering for precise exposure control. Other features include low dark current, negligible lag, and low smear.

The sensor shares common pin-out and electrical configurations with other devices based on the TRUESENSE 5.5 micron Interline Transfer CCD Platform, allowing a single camera design to support multiple members of this sensor family.

FEATURES

- Color or Monochrome configurations
- Progressive scan readout
- Flexible readout architecture
- High frame rate
- High sensitivity
- Low noise architecture
- Excellent smear performance
- Package pin reserved for device identification

APPLICATIONS

- Industrial Imaging
- Medical Imaging
- Security



Parameter	Typical Value
Architecture	Interline CCD; Progressive Scan
Total Number of Pixels	1084 (H) x 1064 (V)
Number of Effective Pixels	1040 (H) x 1040 (V)
Number of Active Pixels	1024 (H) x 1024 (V)
Pixel Size	5.5 µm (H) x 5.5 µm (V)
Active Image Size	5.632mm (H) x 5.632mm (V) 7.96mm (diagonal) ½" optical format
Aspect Ratio	1:1
Number of Outputs	1, 2, or 4
Charge Capacity	20,000 electrons
Output Sensitivity	34 µV/e^-
Quantum Efficiency KAI-01050-ABA KAI-01050-CBA	 50% (500 nm) 31%, 42%, 43% (620, 540, and 470 nm)
Read Noise (f= 40MHz)	12 electrons rms
Dark Current Photodiode VCCD	 7 electrons/s 140 electrons/s
Dark Current Doubling Temp Photodiode VCCD	 7 °C 9 °C
Dynamic Range	64 dB
Charge Transfer Efficiency	0.999999
Blooming Suppression	> 300 X
Smear	-100 dB
Image Lag	< 10 electrons
Maximum Pixel Clock Speed	40 MHz
Maximum Frame Rate Quad Output Dual Output Single Output	 120 fps 60 fps 30 fps
Package	68 pin PGA 64 pin CLCC
Cover Glass	AR Coated, 2 Sides

All parameters are specified at T = 40 °C unless otherwise noted.

Ordering Information

Catalog Number	Product Name	Description	Marking Code
4H0901	KAI-01050-ABA-JD-BA	Monochrome, Telecentric Microlens, PGA Package, Clear Cover Glass with AR coating (both sides), Standard Grade	KAI-01050-ABA Serial Number
4H0902	KAI-01050-ABA-JD-AE	Monochrome, Telecentric Microlens, PGA Package, Clear Cover Glass with AR coating (both sides), Engineering Grade	
4H2146	KAI-01050-ABA-FD-BA	Monochrome, Telecentric Microlens, CLCC Package, Sealed Clear Cover Glass with AR coating (both sides), Standard Grade	
4H2147	KAI-01050-ABA-FD-AE	Monochrome, Telecentric Microlens, CLCC Package, Sealed Clear Cover Glass with AR coating (both sides), Engineering Grade	
4H0915	KAI-01050-CBA-JD-BA	Color (Bayer RGB), Telecentric Microlens, PGA Package, Clear Cover Glass with AR coating (both sides), Standard Grade	KAI-01050-CBA Serial Number
4H0916	KAI-01050-CBA-JD-AE	Color (Bayer RGB), Telecentric Microlens, PGA Package, Clear Cover Glass with AR coating (both sides), Engineering Grade	
4H2148	KAI-01050-CBA-FD-BA	Color (Bayer RGB), Telecentric Microlens, CLCC Package, Sealed Clear Cover Glass with AR coating (both sides), Standard Grade	
4H2149	KAI-01050-CBA-FD-AE	Color (Bayer RGB), Telecentric Microlens, CLCC Package, Sealed Clear Cover Glass with AR coating (both sides), Engineering Grade	

See Application Note *Product Naming Convention* for a full description of the naming convention used for Truesense Imaging image sensors. For reference documentation, including information on evaluation kits, please visit our web site at www.truesenseimaging.com.

Please address all inquiries and purchase orders to:

Truesense Imaging, Inc.
1964 Lake Avenue
Rochester, New York 14615

Phone: (585) 784-5500
E-mail: info@truesenseimaging.com

Truesense Imaging reserves the right to change any information contained herein without notice. All information furnished by Truesense Imaging is believed to be accurate.

Device Description

ARCHITECTURE



Figure 1: Block Diagram

Dark Reference Pixels

There are 12 dark reference rows at the top and 12 dark rows at the bottom of the image sensor. The dark rows are not entirely dark and so should not be used for a dark reference level. Use the 22 dark columns on the left or right side of the image sensor as a dark reference.

Under normal circumstances use only the center 20 columns of the 22 column dark reference due to potential light leakage.

Dummy Pixels

Within each horizontal shift register there are 11 leading additional shift phases. These pixels are designated as dummy pixels and should not be used to determine a dark reference level.

In addition, there is one dummy row of pixels at the top and bottom of the image.

Active Buffer Pixels

8 unshielded pixels adjacent to any leading or trailing dark reference regions are classified as active buffer pixels. These pixels are light sensitive but are not tested for defects and non-uniformities.

Image Acquisition

An electronic representation of an image is formed when incident photons falling on the sensor plane create electron-hole pairs within the individual silicon photodiodes. These photoelectrons are collected locally by the formation of potential wells at each photosite. Below photodiode saturation, the number of photoelectrons collected at each pixel is linearly dependent upon light level and exposure time and non-linearly dependent on wavelength. When the photodiodes charge capacity is reached, excess electrons are discharged into the substrate to prevent blooming

ESD Protection

Adherence to the power-up and power-down sequence is critical. Failure to follow the proper power-up and power-down sequences may cause damage to the sensor. See Power Up and Power Down Sequence section.

PHYSICAL DESCRIPTION

PGA Pin Description and Device Orientation



Figure 2: Package Pin Designations - Top View

Pin	Name	Description
1	V3B	Vertical CCD Clock, Phase 3, Bottom
3	V1B	Vertical CCD Clock, Phase 1, Bottom
4	V4B	Vertical CCD Clock, Phase 4, Bottom
5	VDDa	Output Amplifier Supply, Quadrant a
6	V2B	Vertical CCD Clock, Phase 2, Bottom
7	GND	Ground
8	VOUTa	Video Output, Quadrant a
9	Ra	Reset Gate, Quadrant a
10	RDa	Reset Drain, Quadrant a
11	H2SLa	Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant a
12	OGa	Output Gate, Quadrant a
13	H1Ba	Horizontal CCD Clock, Phase 1, Barrier, Quadrant a
14	H2Ba	Horizontal CCD Clock, Phase 2, Barrier, Quadrant a
15	H2Sa	Horizontal CCD Clock, Phase 2, Storage, Quadrant a
16	H1Sa	Horizontal CCD Clock, Phase 1, Storage, Quadrant a
17	N/C	No Connect
18	SUB	Substrate
19	H2Sb	Horizontal CCD Clock, Phase 2, Storage, Quadrant b
20	H1Sb	Horizontal CCD Clock, Phase 1, Storage, Quadrant b
21	H1Bb	Horizontal CCD Clock, Phase 1, Barrier, Quadrant b
22	H2Bb	Horizontal CCD Clock, Phase 2, Barrier, Quadrant b
23	H2SLb	Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b
24	OGb	Output Gate, Quadrant b
25	Rb	Reset Gate, Quadrant b
26	RDb	Reset Drain, Quadrant b
27	GND	Ground
28	VOUTb	Video Output, Quadrant b
29	VDDb	Output Amplifier Supply, Quadrant b
30	V2B	Vertical CCD Clock, Phase 2, Bottom
31	V1B	Vertical CCD Clock, Phase 1, Bottom
32	V4B	Vertical CCD Clock, Phase 4, Bottom
33	V3B	Vertical CCD Clock, Phase 3, Bottom
34	ESD	ESD Protection Disable

Pin	Name	Description
68	ESD	ESD Protection Disable
67	V3T	Vertical CCD Clock, Phase 3, Top
66	V4T	Vertical CCD Clock, Phase 4, Top
65	V1T	Vertical CCD Clock, Phase 1, Top
64	V2T	Vertical CCD Clock, Phase 2, Top
63	VDDc	Output Amplifier Supply, Quadrant c
62	VOUTc	Video Output, Quadrant c
61	GND	Ground
60	RDc	Reset Drain, Quadrant c
59	Rc	Reset Gate, Quadrant c
58	OGc	Output Gate, Quadrant c
57	H2SLc	Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c
56	H2Bc	Horizontal CCD Clock, Phase 2, Barrier, Quadrant c
55	H1Bc	Horizontal CCD Clock, Phase 1, Barrier, Quadrant c
54	H1Sc	Horizontal CCD Clock, Phase 1, Storage, Quadrant c
53	H2Sc	Horizontal CCD Clock, Phase 2, Storage, Quadrant c
52	SUB	Substrate
51	N/C	No Connect
50	H1Sd	Horizontal CCD Clock, Phase 1, Storage, Quadrant d
49	H2Sd	Horizontal CCD Clock, Phase 2, Storage, Quadrant d
48	H2Bd	Horizontal CCD Clock, Phase 2, Barrier, Quadrant d
47	H1Bd	Horizontal CCD Clock, Phase 1, Barrier, Quadrant d
46	OGd	Output Gate, Quadrant b
45	H2SLd	Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d
44	RDd	Reset Drain, Quadrant d
43	Rd	Reset Gate, Quadrant d
42	VOUTd	Video Output, Quadrant d
41	GND	Ground
40	V2T	Vertical CCD Clock, Phase 2, Top
39	VDDd	Output Amplifier Supply, Quadrant d
38	V4T	Vertical CCD Clock, Phase 4, Top
37	V1T	Vertical CCD Clock, Phase 1, Top
36	DevID	Device Identification
35	V3T	Vertical CCD Clock, Phase 3, Top

Notes:

1. Liked named pins are internally connected and should have a common drive signal.
2. N/C pins (17, 51) should be left floating.

Ceramic Leadless Chip Carrier Pin Description



Figure 3: CLCC Package Pin Designations - Top View

Pin	Name	Description
1	RDa	Reset Drain, Quadrant a
2	Ra	Reset Gate, Quadrant a
3	OGa	Output Gate, Quadrant a
4	H2Sla	Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant a
5	H2Ba	Horizontal CCD Clock, Phase 2, Barrier, Quadrant a
6	H1Ba	Horizontal CCD Clock, Phase 1, Barrier, Quadrant a
7	H1Sa	Horizontal CCD Clock, Phase 1, Storage, Quadrant a
8	H2Sa	Horizontal CCD Clock, Phase 2, Storage, Quadrant a
9	SUB	Substrate
10	H2Sb	Horizontal CCD Clock, Phase 2, Storage, Quadrant b
11	H1Sb	Horizontal CCD Clock, Phase 1, Storage, Quadrant b
12	H1Bb	Horizontal CCD Clock, Phase 1, Barrier, Quadrant b
13	H2Bb	Horizontal CCD Clock, Phase 2, Barrier, Quadrant b
14	H2SLb	Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b
15	OGb	Output Gate, Quadrant b
16	Rb	Reset Gate, Quadrant b
17	RDb	Reset Drain, Quadrant b
18	GND	Ground
19	VOUTb	Video Output, Quadrant b
20	VDDb	Output Amplifier Supply, Quadrant b
21	V2B	Vertical CCD Clock, Phase 2, Bottom
22	V1B	Vertical CCD Clock, Phase 1, Bottom
23	V4B	Vertical CCD Clock, Phase 4, Bottom
24	V3B	Vertical CCD Clock, Phase 3, Bottom
25	DevID	Device Identification
26	V3T	Vertical CCD Clock, Phase 3, Top
27	V4T	Vertical CCD Clock, Phase 4, Top
28	V1T	Vertical CCD Clock, Phase 1, Top
29	V2T	Vertical CCD Clock, Phase 2, Top
30	VDDd	Output Amplifier Supply, Quadrant d
31	VOUTd	Video Output, Quadrant d
32	GND	Ground

Pin	Name	Description
64	GND	Ground
63	VOUTa	Video Output, Quadrant a
62	VDDa	Output Amplifier Supply, Quadrant a
61	V2B	Vertical CCD Clock, Phase 2, Bottom
60	V1B	Vertical CCD Clock, Phase 1, Bottom
59	V4B	Vertical CCD Clock, Phase 4, Bottom
58	V3B	Vertical CCD Clock, Phase 3, Bottom
57	ESD	ESD Protection Disable
56	V3T	Vertical CCD Clock, Phase 3, Top
55	V4T	Vertical CCD Clock, Phase 4, Top
54	V1T	Vertical CCD Clock, Phase 1, Top
53	V2T	Vertical CCD Clock, Phase 2, Top
52	VDDc	Output Amplifier Supply, Quadrant c
51	VOUTc	Video Output, Quadrant c
50	GND	Ground
49	RDc	Reset Drain, Quadrant c
48	Rc	Reset Gate, Quadrant c
47	OGc	Output Gate, Quadrant c
46	H2SLc	Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c
45	H2Bc	Horizontal CCD Clock, Phase 2, Barrier, Quadrant c
44	H1Bc	Horizontal CCD Clock, Phase 1, Barrier, Quadrant c
43	H1Sc	Horizontal CCD Clock, Phase 1, Storage, Quadrant c
42	H2Sc	Horizontal CCD Clock, Phase 2, Storage, Quadrant c
41	SUB	Substrate
40	H2Sd	Horizontal CCD Clock, Phase 2, Storage, Quadrant d
39	H1Sd	Horizontal CCD Clock, Phase 1, Storage, Quadrant d
38	H1Bd	Horizontal CCD Clock, Phase 1, Barrier, Quadrant d
37	H2Bd	Horizontal CCD Clock, Phase 2, Barrier, Quadrant d
36	H2SLd	Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d
35	OGd	Output Gate, Quadrant d
34	Rd	Reset Gate, Quadrant d
33	RDd	Reset Drain, Quadrant d

Notes:

1. Liked named pins are internally connected and should have a common drive signal.

Imaging Performance

Typical Operational Conditions

Unless otherwise noted, the Imaging Performance Specifications are measured using the following conditions.

Description	Condition	Notes
Frame Time	71.6 msec	1
Horizontal Clock Frequency	20 MHz	
Light Source	Continuous red, green and blue LED illumination centered at 450, 530 and 650 nm respectively	2
Operation	Nominal operating voltages and timing	

Notes:
1. Electronic shutter is not used. Integration time equals frame time.
2. For monochrome sensor, only green LED used.

Specifications

Description	Symbol	Min.	Nom.	Max.	Units	Sampling Plan	Temperature Tested At (°C)	Notes
Dark Field Global Non-Uniformity	DSNU	-	-	2.0	mVpp	Die	27, 40	
Bright Field Global Non-Uniformity		-	2.0	5.0	%rms	Die	27, 40	1
Bright Field Global Peak to Peak Non-Uniformity	PRNU	-	5.0	15.0	%pp	Die	27, 40	1
Bright Field Center Non-Uniformity		-	1.0	2.0	%rms	Die	27, 40	1
Maximum Photoresponse Nonlinearity	NL	-	2	-	%	Design		2
Maximum Gain Difference Between Outputs	ΔG	-	10	-	%	Design		2
Maximum Signal Error due to Nonlinearity Differences	ΔNL	-	1	-	%	Design		2
Horizontal CCD Charge Capacity	HNe	-	55	-	ke^-	Design		
Vertical CCD Charge Capacity	VNe	-	45	-	ke^-	Design		
Photodiode Charge Capacity	PNe	-	20	-	ke^-	Die	27, 40	3
Horizontal CCD Charge Transfer Efficiency	HCTE	0.999995	0.999999	-		Die		
Vertical CCD Charge Transfer Efficiency	VCTE	0.999995	0.999999	-		Die		
Photodiode Dark Current	Ipd	-	7	70	e/p/s	Die	40	
Vertical CCD Dark Current	Ivd	-	140	400	e/p/s	Die	40	
Image Lag	Lag	-	-	10	e^-	Design		
Antiblooming Factor	Xab	300	-	-		Design		
Vertical Smear	Smr	-	-100	-	dB	Design		
Read Noise	n_{e-T}	-	12	-	e^-rms	Design		4
Dynamic Range	DR	-	64	-	dB	Design		4, 5
Output Amplifier DC Offset	V_{odc}	-	9.4	-	V	Die	27, 40	
Output Amplifier Bandwidth	f_{-3db}	-	250	-	MHz	Die		6
Output Amplifier Impedance	R_{OUT}	-	127	-	Ohms	Die	27, 40	
Output Amplifier Sensitivity	ΔV/ΔN	-	34	-	μV/e-	Design		

KAI-01050-ABA

Description	Symbol	Min.	Nom.	Max.	Units	Sampling Plan	Temperature Tested At (°C)	Notes
Peak Quantum Efficiency	QE_{max}	-	50	-	%	Design		
Peak Quantum Efficiency Wavelength	λQE	-	500	-	nm	Design		

KAI-01050-CBA

Description		Symbol	Min.	Nom.	Max.	Units	Sampling Plan	Temperature Tested At (°C)	Notes
Peak Quantum Efficiency	Blue Green Red	QE_{max}	-	43 42 31	-	%	Design		
Peak Quantum Efficiency Wavelength	Blue Green Red	λQE	-	470 540 620	-	nm	Design		

Notes:

1. Per color
2. Value is over the range of 10% to 90% of photodiode saturation.
3. The operating value of the substrate voltage, VAB, will be marked on the shipping container for each device. The value of VAB is set such that the photodiode charge capacity is 680 mV.
4. At 40 MHz.
5. Uses 20LOG(PNe/ n_{e-T})
6. Assumes 5pF load

Typical Performance Curves

QUANTUM EFFICIENCY

Monochrome with Microlens



Figure 4: Monochrome with Microlens Quantum Efficiency

Notes:

1. The PGA and CLCC versions have different quantum efficiencies due to differences in the cover glass transmission. See Figure 25: Cover Glass Transmission for more details.

Color (Bayer RGB) with Microlens



Figure 5: Color with Microlens Quantum Efficiency

Angular Quantum Efficiency

For the curves marked “Horizontal”, the incident light angle is varied in a plane parallel to the HCCD.

For the curves marked “Vertical”, the incident light angle is varied in a plane parallel to the VCCD.

Monochrome with Microlens



Figure 6: Monochrome with Microlens Angular Quantum Efficiency

Dark Current versus Temperature



Figure 7: Dark Current versus Temperature

POWER – ESTIMATED



Figure 8: Power

FRAME RATES



Figure 9: Frame Rates

Defect Definitions

Operational Conditions

Description	Condition	Notes
Frame Time	71.6 msec	1
Horizontal Clock Frequency	20 MHz	
Light Source	Continuous red, green and blue LED illumination centered at 450, 530 and 650 nm respectively	2
Operation	Nominal operating voltages and timing	

Notes:
2. Electronic shutter is not used. Integration time equals frame time.
3. For monochrome sensor, only green LED used.

Specifications

Description	Definition	Standard Grade	Notes
Major dark field defective bright pixel	Defect ≥ 25 mV	10	2
Major bright field defective dark pixel	Defect ≥ 11%		
Minor dark field defective bright pixel	Defect ≥ 12 mV	100	3
Cluster Defect	A group of 2 contiguous major defective pixels	0	1, 2
	A group of 3 to 10 contiguous major defective pixels	0	
Column defect	A group of more than 10 contiguous major defective pixels along a single column	0	1, 2

Notes:
1. Column and cluster defects are separated by no less than two (2) good pixels in any direction (excluding single pixel defects).
2. Tested at 27°C and 40°C.
3. Tested at 40°C.

Defect Map

The defect map supplied with each sensor is based upon testing at an ambient (27 °C) temperature. Minor point defects are not included in the defect map. All defective pixels are reference to pixel 1,1 in the defect maps. See Figure 10: Regions of Interest for the location of pixel 1,1.

Test Definitions

Test Regions of Interest

Image Area ROI: Pixel (1, 1) to Pixel (1040, 1040)

Active Area ROI: Pixel (9, 9) to Pixel (1032, 1032)

Center ROI: Pixel (471, 471) to Pixel (570, 570)

Only the Active Area ROI pixels are used for performance and defect tests.

OverClocking

The test system timing is configured such that the sensor is overclocked in both the vertical and horizontal directions. See Figure 10 for a pictorial representation of the regions.



Figure 10: Regions of Interest

TESTS

Dark Field Global Non-Uniformity

This test is performed under dark field conditions. The sensor is partitioned into 64 sub regions of interest, each of which is 128 by 128 pixels in size. See Figure 11: Test Sub Regions of Interest. The average signal level of each of the 64 sub regions of interest is calculated. The signal level of each of the sub regions of interest is calculated using the following formula:

Signal of ROI[i] = (ROI Average in counts – Horizontal overclock average in counts) * mV per count

Where i = 1 to 64. During this calculation on the 64 sub regions of interest, the maximum and minimum signal levels are found. The dark field global uniformity is then calculated as the maximum signal found minus the minimum signal level found.

Units: mVpp (millivolts peak to peak)

Global Non-Uniformity

This test is performed with the imager illuminated to a level such that the output is at 70% of saturation (approximately 476 mV). Prior to this test being performed the substrate voltage has been set such that the charge capacity of the sensor is 680 mV. Global non-uniformity is defined as

$$\text{Global Non - Uniformity} = 100 * \left(\frac{\text{Active Area Standard Deviation}}{\text{Active Area Signal}} \right)$$ Units: %rms

Active Area Signal = Active Area Average – Dark Column Average

Global Peak to Peak Non-Uniformity

This test is performed with the imager illuminated to a level such that the output is at 70% of saturation (approximately 476 mV). Prior to this test being performed the substrate voltage has been set such that the charge capacity of the sensor is 680 mV. The sensor is partitioned into 64 sub regions of interest, each of which is 128 by 128 pixels in size. See Figure 11: Test Sub Regions of Interest. The average signal level of each of the 64 sub regions of interest (ROI) is calculated. The signal level of each of the sub regions of interest is calculated using the following formula:

Signal of ROI[i] = (ROI Average in counts – Horizontal overclock average in counts) * mV per count

Where i = 1 to 64. During this calculation on the 64 sub regions of interest, the maximum and minimum signal levels are found. The global peak to peak uniformity is then calculated as:

$$\text{Global Uniformity} = 100 * \frac{\text{Maximum Signal - Minimum Signal}}{\text{Active Area Signal}}$$

Units: %pp

Center Non-Uniformity

This test is performed with the imager illuminated to a level such that the output is at 70% of saturation (approximately 476 mV). Prior to this test being performed the substrate voltage has been set such that the charge capacity of the sensor is 680 mV. Defects are excluded for the calculation of this test. This test is performed on the center 100 by 100 pixels of the sensor. Center uniformity is defined as:

$$\text{Center ROI Uniformity} = 100 * \left(\frac{\text{Center ROI Standard Deviation}}{\text{Center ROI Signal}} \right)$$

Units: %rms. Center ROI Signal = Center ROI Average – Dark Column Average

Dark Field Defect Test

This test is performed under dark field conditions. The sensor is partitioned into 64 sub regions of interest, each of which is 128 by 128 pixels in size. In each region of interest, the median value of all pixels is found. For each region of interest, a pixel is marked defective if it is greater than or equal to the median value of that region of interest plus the defect threshold specified in the "Defect Definitions" section.

Bright Field Defect Test

This test is performed with the imager illuminated to a level such that the output is at approximately 476 mV. Prior to this test being performed the substrate voltage has been set such that the charge capacity of the sensor is 680 mV. The average signal level of all active pixels is found. The bright and dark thresholds are set as:

Dark defect threshold = Active Area Signal * threshold

Bright defect threshold = Active Area Signal * threshold

The sensor is then partitioned into 64 sub regions of interest, each of which is 128 by 128 pixels in size. In each region of interest, the average value of all pixels is found. For each region of interest, a pixel is marked defective if it is greater than or equal to the median value of that region of interest plus the bright threshold specified or if it is less than or equal to the median value of that region of interest minus the dark threshold specified.

Example for major bright field defective pixels:

- Average value of all active pixels is found to be 476 mV
- Dark defect threshold: 476 mV * 11% = 52 mV
- Bright defect threshold: 476 mV * 11% = 52 mV
- Region of interest #1 selected. This region of interest is pixels 9,9 to pixels 136, 136.
    - Median of this region of interest is found to be 470 mV.
    - Any pixel in this region of interest that is ≥ (470 + 52 mV) 522 mV in intensity will be marked defective.
    - Any pixel in this region of interest that is ≤ (470 - 52 mV) 418 mV in intensity will be marked defective.
- All remaining 64 sub regions of interest are analyzed for defective pixels in the same manner.

Test Sub Regions of Interest



Figure 11: Test Sub Regions of Interest

Operation

Absolute Maximum Ratings

Absolute maximum rating is defined as a level or condition that should not be exceeded at any time per the description. If the level or the condition is exceeded, the device will be degraded and may be damaged. Operation at these values will reduce MTTF.

Description	Symbol	Minimum	Maximum	Units	Notes
Operating Temperature	T_{OP}	-50	+70	°C	1
Humidity	RH	-5	+90	%	2
Output Bias Current	Iout	-	60	mA	3
Off-chip Load	C_L	-	10	pF	

Notes:
1. Noise performance will degrade at higher temperatures.
2. T=25 °C. Excessive humidity will degrade MTTF.
3. Total for all outputs. Maximum current is -15 mA for each output. Avoid shorting output pins to ground or any low impedance source during operation. Amplifier bandwidth increases at higher current and lower load capacitance at the expense of reduced gain (sensitivity).

Absolute Maximum Voltage Ratings Between Pins and Ground

Description	Minimum	Maximum	Units	Notes
VDDα, VOUTα, RDα	-0.4	17.5	V	1
V1B, V1T	ESD – 0.4	ESD + 24.0	V	
V2B, V2T, V3B, V3T, V4B, V4T	ESD – 0.4	ESD + 14.0	V	
H1Sα, H1Bα, H2Sα, H2Bα, H2SLα, Rα, OGα	ESD – 0.4	ESD + 14.0	V	1
ESD	-10.0	0.0	V	
SUB	-0.4	40.0	V	2

Notes:
1. α denotes a, b, c or d
2. Refer to Application Note *Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions*

POWER UP AND POWER DOWN SEQUENCE

Adherence to the power-up and power-down sequence is critical. Failure to follow the proper power-up and power-down sequences may cause damage to the sensor.



Figure 12: Power Up and Power Down Sequence

Notes:

1. Activate all other biases when ESD is stable and SUB is above 3V
2. Do not pulse the electronic shutter until ESD is stable
3. VDD cannot be +15V when SUB is 0V
4. The image sensor can be protected from an accidental improper ESD voltage by current limiting the SUB voltage to less than 10mA. SUB and VDD must always be greater than GND. ESD must always be less than GND. Placing diodes between SUB, VDD, ESD and ground will protect the sensor from accidental overshoots of SUB, VDD and ESD during power on and power off. See the figure below.

The VCCD clock waveform must not have a negative overshoot more than 0.4V below the ESD voltage.



Example of external diode protection for SUB, VDD and ESD. α denotes a, b, c or d



DC Bias Operating Conditions

Description	Pins	Symbol	Minimum	Nominal	Maximum	Units	Maximum DC Current	Notes
Reset Drain	RDα	RD	+11.8	+12.0	+12.2	V	10 µA	1
Output Gate	OGα	OG	-2.2	-2.0	-1.8	V	10 µA	1
Output Amplifier Supply	VDDα	VDD	+14.5	+15.0	+15.5	V	11.0 mA	1, 2
Ground	GND	GND	0.0	0.0	0.0	V	-1.0 mA	
Substrate	SUB	VSUB	+5.0	VAB	VDD	V	50 µA	3, 8
ESD Protection Disable	ESD	ESD	-9.5	-9.0	-8.8	V	50 µA	6, 7
Output Bias Current	VOUTα	Iout	-3.0	-7.0	-10.0	mA	——	1, 4, 5

Notes:

1. α denotes a, b, c or d
2. The maximum DC current is for one output. Idd = Iout + Iss. See Figure 13.
3. The operating value of the substrate voltage, VAB, will be marked on the shipping container for each device. The value of VAB is set such that the photodiode charge capacity is the nominal PNe (see Specifications).
4. An output load sink must be applied to each VOUT pin to activate each output amplifier.
5. Nominal value required for 40MHz operation per output. May be reduced for slower data rates and lower noise.
6. Adherence to the power-up and power-down sequence is critical. See Power Up and Power Down Sequence section.
7. ESD maximum value must be less than or equal to V1_L+0.4V and V2_L+0.4V
8. Refer to Application Note *Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions*



Figure 13: Output Amplifier

AC Operating Conditions

Clock Levels

Description	Pins[1]	Symbol	Level	Minimum	Nominal	Maximum	Units	Capacitance[2]
Vertical CCD Clock, Phase 1	V1B, V1T	V1_L	Low	-9.5	-9.0	-8.5	V	6nF (6)
		V1_M	Mid	-0.2	+0.0	+0.2		
		V1_H	High	+11.5	+12.0	+12.5		
Vertical CCD Clock, Phase 2	V2B, V2T	V2_L	Low	-9.5	-9.0	-8.5	V	6nF (6)
		V2_H	High	-0.2	+0.0	+0.2		
Vertical CCD Clock, Phase 3	V3B, V3T	V3_L	Low	-9.5	-9.0	-8.5	V	6nF (6)
		V3_H	High	-0.2	+0.0	+0.2		
Vertical CCD Clock, Phase 4	V4B, V4T	V4_L	Low	-9.5	-9.0	-8.5	V	6nF (6)
		V4_H	High	-0.2	+0.0	+0.2		
Horizontal CCD Clock, Phase 1 Storage	H1Sα	H1S_L	Low	-5.2 (7)	-4.0	-3.8	V	90pF (6)
		H1S_A	Amplitude	+3.8	+4.0	+5.2 (7)		
Horizontal CCD Clock, Phase 1 Barrier	H1Bα	H1B_L	Low	-5.2 (7)	-4.0	-3.8	V	60pF (6)
		H1B_A	Amplitude	+3.8	+4.0	+5.2 (7)		
Horizontal CCD Clock, Phase 2 Storage	H2Sα	H2S_L	Low	-5.2 (7)	-4.0	-3.8	V	90pF (6)
		H2S_A	Amplitude	+3.8	+4.0	+5.2 (7)		
Horizontal CCD Clock, Phase 2 Barrier	H2Bα	H2B_L	Low	-5.2 (7)	-4.0	-3.8	V	60pF (6)
		H2B_A	Amplitude	+3.8	+4.0	+5.2 (7)		
Horizontal CCD Clock, Last Phase[3]	H2SLα	H2SL_L	Low	-5.2	-5.0	-4.8	V	20pF (6)
		H2SL_A	Amplitude	+4.8	+5.0	+5.2		
Reset Gate	Rα	R_L[4]	Low	-3.5	-2.0	-1.5	V	16pF (6)
		R_H	High	+2.5	+3.0	+4.0		
Electronic Shutter[5]	SUB	VES	High	+29.0	+30.0	+40.0	V	400pF (6)

Notes:
1. α denotes a, b, c or d
2. Capacitance is total for all like named pins
3. Use separate clock driver for improved speed performance.
4. Reset low should be set to –3 volts for signal levels greater than 40,000 electrons.
5. Refer to Application Note *Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions*
6. Capacitance values are estimated
7. If the minimum horizontal clock low level is used (–5.2V), then the maximum horizontal clock amplitude should be used (5.2V amplitude) to create a –5.2V to 0.0V clock. If a 5 volt clock driver is used, the horizontal low level should be set to –5.0V and the high level should be a set to 0.0V

The figure below shows the DC bias (VSUB) and AC clock (VES) applied to the SUB pin. Both the DC bias and AC clock are referenced to ground.



DEVICE IDENTIFICATION

The device identification pin (DevID) may be used to determine which Truesense Imaging 5.5 micron pixel interline CCD sensor is being used.

Description	Pins	Symbol	Minimum	Nominal	Maximum	Units	Maximum DC Current	Notes
Device Identification	DevID	DevID		∞		Ohms	n/a	1, 2

Notes:
1. For the KAI-01050, the DevID pin is not connected internally to the device. Thus the resistance on the pin is infinity.
2. If the Device Identification is not used, it may be left disconnected.

Recommended Circuit

Note that V1 must be a different value than V2.



Figure 14: Device Identification Recommended Circuit

Timing

Requirements and Characteristics

Description	Symbol	Minimum	Nominal	Maximum	Units	Notes
Photodiode Transfer	t_{pd}	1.0	-	-	µs	
VCCD Leading Pedestal	t_{3p}	4.0	-	-	µs	
VCCD Trailing Pedestal	t_{3d}	4.0	-	-	µs	
VCCD Transfer Delay	t_{d}	1.0	-	-	µs	
VCCD Transfer	t_{v}	1.0	-	-	µs	
VCCD Clock Cross-over	V_{VCR}	50	75	100	%	
HCCD Delay	t_{hs}	0.2	-	-	µs	
HCCD Transfer	t_{e}	25.0	-	-	ns	
Shutter Transfer	t_{sub}	1.0	-	-	µs	
Shutter Delay	t_{hd}	1.0	-	-	µs	
Reset Pulse	t_{r}	2.5	-	-	ns	
Reset – Video Delay	t_{rv}	-	2.2	-	ns	
H2SL – Video Delay	t_{hv}	-	3.1	-	ns	
Line Time	t_{line}	15.53	-	-	µs	Dual HCCD Readout
		29.35	-	-		Single HCCD Readout
Frame Time	t_{frame}	8.26	-	-	ms	Quad HCCD Readout
		16.52	-	-		Dual HCCD Readout
		31.23	-	-		Single HCCD Readout

Notes:

1. Refer to timing diagrams as shown in Figure 15, Figure 16, Figure 17, Figure 18 and Figure 19

TIMING DIAGRAMS

The timing sequence for the clocked device pins may be represented as one of seven patterns (P1-P7) as shown in the table below. The patterns are defined in Figure 15 and Figure 16. Contact Truesense Imaging Application Engineering for other readout modes.

Device Pin	Quad Readout	Dual Readout VOUTa, VOUTb	Dual Readout VOUTa, VOUTc	Single Readout VOUTa
V1T	P1T	P1B	P1T	P1B
V2T	P2T	P4B	P2T	P4B
V3T	P3T	P3B	P3T	P3B
V4T	P4T	P2B	P4T	P2B
V1B	P1B			
V2B	P2B			
V3B	P3B			
V4B	P4B			
H1Sa	P5			
H1Ba				
H2Sa[2]	P6			
H2Ba				
Ra	P7			
H1Sb	P5		P5	
H1Bb			P6	
H2Sb[2]	P6		P6	
H2Bb			P5	
Rb	P7		P7[1] or Off[3]	P7[1] or Off[3]
H1Sc	P5	P5[1] or Off[3]	P5	P5[1] or Off[3]
H1Bc				
H2Sc[2]	P6	P6[1] or Off[3]	P6	P6[1] or Off[3]
H2Bc				
Rc	P7	P7[1] or Off[3]	P7	P7[1] or Off[3]
H1Sd	P5	P5[1] or Off[3]	P5	P5[1] or Off[3]
H1Bd			P6	
H2Sd[2]	P6	P6[1] or Off[3]	P6	P6[1] or Off[3]
H2Bd			P5	
Rd	P7	P7[1] or Off[3]	P7[1] or Off[3]	P7[1] or Off[3]

# Lines/Frame (Minimum)	532	1064	532	1064
# Pixels/Line (Minimum)	553		1106	

Notes:

1. For optimal performance of the sensor. May be clocked at a lower frequency. If clocked at a lower frequency, the frequency selected should be a multiple of the frequency used on the a and b register.
2. H2SLx follows the same pattern as H2Sx For optimal speed performance, use a separate clock driver.
3. Off = +5V. Note that there may be operating conditions (high temperature and/or very bright light sources) that will cause blooming from the unused c/d register into the image area.

Photodiode Transfer Timing

A row of charge is transferred to the HCCD on the falling edge of V1 as indicated in the P1 pattern below. Using this timing sequence, the leading dummy row or line is combined with the first dark row in the HCCD. The "Last Line" is dependent on readout mode – either 532 or 1064 minimum counts required. It is important to note that, in general, the rising edge of a vertical clock (patterns P1-P4) should be coincident or slightly leading a falling edge at the same time interval. This is particularly true at the point where P1 returns from the high (3rd level) state to the mid state when P4 transitions from the low state to the high state.



Figure 15: Photodiode Transfer Timing

Line and Pixel Timing

Each row of charge is transferred to the output, as illustrated below, on the falling edge of H2SL (indicated as P6 pattern). The number of pixels in a row is dependent on readout mode – either 553 or 1106 minimum counts required.



Figure 16: Line and Pixel Timing

Pixel Timing Detail



Figure 17: Pixel Timing Detail

Frame/Electronic Shutter Timing

The SUB pin may be optionally clocked to provide electronic shuttering capability as shown below. The resulting photodiode integration time is defined from the falling edge of SUB to the falling edge of V1 (P1 pattern).



Figure 18: Frame/Electronic Shutter Timing

VCCD Clock Edge Alignment



Figure 19: VCCD Clock Edge Alignment

Line and Pixel Timing – Vertical Binning by 2



Figure 20: Line and Pixel Timing - Vertical Binning by 2

Storage and Handling

Storage Conditions

Description	Symbol	Minimum	Maximum	Units	Notes
Storage Temperature	T_{ST}	-55	+80	°C	1
Humidity	RH	5	90	%	2

Notes:
1. Long-term storage toward the maximum temperature will accelerate color filter degradation.
2. T=25 °C. Excessive humidity will degrade MTTF.

ESD

1. This device contains limited protection against Electrostatic Discharge (ESD). ESD events may cause irreparable damage to a CCD image sensor either immediately or well after the ESD event occurred. Failure to protect the sensor from electrostatic discharge may affect device performance and reliability.
2. Devices should be handled in accordance with strict ESD procedures for Class 0 (<250V per JESD22 Human Body Model test), or Class A (<200V JESD22 Machine Model test) devices. Devices are shipped in static-safe containers and should only be handled at static-safe workstations.
3. See Application Note *Image Sensor Handling Best Practices* for proper handling and grounding procedures. This application note also contains workplace recommendations to minimize electrostatic discharge.
4. Store devices in containers made of electro-conductive materials.

Cover Glass Care and Cleanliness

1. The cover glass is highly susceptible to particles and other contamination. Perform all assembly operations in a clean environment.
2. Touching the cover glass must be avoided.
3. Improper cleaning of the cover glass may damage these devices. Refer to Application Note *Image Sensor Handling Best Practices*.

Environmental Exposure

1. Extremely bright light can potentially harm CCD image sensors. Do not expose to strong sunlight for long periods of time, as the color filters and/or microlenses may become discolored. In addition, long time exposures to a static high contrast scene should be avoided. Localized changes in response may occur from color filter/microlens aging. For Interline devices, refer to Application Note *Using Interline CCD Image Sensors in High Intensity Visible lighting Conditions*.
2. Exposure to temperatures exceeding maximum specified levels should be avoided for storage and operation, as device performance and reliability may be affected.
3. Avoid sudden temperature changes.
4. Exposure to excessive humidity may affect device characteristics and may alter device performance and reliability, and therefore should be avoided.
5. Avoid storage of the product in the presence of dust or corrosive agents or gases, as deterioration of lead solderability may occur. It is advised that the solderability of the device leads be assessed after an extended period of storage, over one year.

Soldering Recommendations

1. The soldering iron tip temperature is not to exceed 370 °C. Higher temperatures may alter device performance and reliability.
2. Flow soldering method is not recommended. Solder dipping can cause damage to the glass and harm the imaging capability of the device. Recommended method is by partial heating using a grounded 30W soldering iron. Heat each pin for less than 2 seconds duration.

Mechanical Information

PGA Completed Assembly



Figure 21: PGA Completed Assembly

Notes:

1. See Ordering Information for marking code.
2. No materials to interfere with clearance through guide holes.
3. The center of the active image is nominally at the center of the package.
4. Die rotation < 0.5 degrees
5. Glass rotation < 1.5 degrees
6. Internal traces may be exposed on sides of package. Do not allow metal to contact sides of ceramic package.
7. Recommended mounting screws:
    a. 1.6 X 0.35 mm (ISO Standard)
    b. 0 – 80 (Unified Fine Thread Standard)
8. Units: IN [MM]

CLCC Completed Assembly



Figure 22: CLCC Completed Assembly

Notes:

1. See Ordering Information for marking code.
2. Die rotation < 0.5 degress
3. Units: millimeters

PGA Cover Glass



Figure 23: PGA Cover Glass

Notes:

1. Dust/Scratch count – 12 micron maximum
2. Units: IN [MM]
3. Reflectance Specification
    a. 420nm to 435nm < 2.0%
    b. 435nm to 630nm < 0.8%
    c. 630nm to 680nm < 2.0%

CLCC MAR Cover Glass



Figure 24: CLCC MAR Cover Glass

Notes:

1. Dust/Scratch count – 12 micron maximum
2. Units: millimeter
3. Reflectance Specification
    a. 420nm to 435nm < 2.0%
    b. 435nm to 630nm < 0.8%
    c. 630nm to 680nm < 2.0%

COVER GLASS TRANSMISSION



Figure 25: Cover Glass Transmission

Notes:

1. PGA and CLCC MAR transmission data differ due to in-spec differences from glass vendor.

Quality Assurance and Reliability

Quality and Reliability

All image sensors conform to the specifications stated in this document. This is accomplished through a combination of statistical process control and visual inspection and electrical testing at key points of the manufacturing process, using industry standard methods. Information concerning the quality assurance and reliability testing procedures and results are available from Truesense Imaging upon request. For further information refer to Application Note *Quality and Reliability*.

Replacement

All devices are warranted against failure in accordance with the *Terms of Sale*. Devices that fail due to mechanical and electrical damage caused by the customer will not be replaced.

Liability of the Supplier

A reject is defined as an image sensor that does not meet all of the specifications in this document upon receipt by the customer. Product liability is limited to the cost of the defective item, as defined in the *Terms of Sale*.

Liability of the Customer

Damage from mishandling (scratches or breakage), electrostatic discharge (ESD), or other electrical misuse of the device beyond the stated operating or storage limits, which occurred after receipt of the sensor by the customer, shall be the responsibility of the customer.

Test Data Retention

Image sensors shall have an identifying number traceable to a test data file. Test data shall be kept for a period of 2 years after date of delivery.

Mechanical

The device assembly drawing is provided as a reference.

Truesense Imaging reserves the right to change any information contained herein without notice. All information furnished by Truesense Imaging is believed to be accurate.

Life Support Applications Policy

Truesense Imaging image sensors are not authorized for and should not be used within Life Support Systems without the specific written consent of Truesense Imaging, Inc.

Revision Changes

MTD/PS-1033

Revision Number	Description of Changes
1.0	• Initial formal release
2.0	• In Pin Description and Device Orientation section added Device Identification (DevID) information • Added Device Identification (DevID) section • Updated Single VOUTa and Dual VOUTa, VOUTb timing in Timing Diagram section. Changed how c and d horizontal register is operated in Single VOUTa and Dual VOUTa, VOUTb modes.
2.1	• Update to summary specification description and formatting
3.0	• Updated Vertical CCD Dark Current values in Image Performance Specifications table • Added the note "Refer to Application Note *Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions*" to the following sections • Absolute Maximum Voltage Ratings Between Pins and Ground • DC Bias Operating Conditions • AC Operating Conditions • Storage and Handling
4.0	• Updated product picture and package information on Summary Specification page • Updated Ordering Information table with CLCC part numbers • Added Ceramic Leadless Chip Carrier package pin description information • Updated Monochrome with Microlens Quantum Efficiency figure • Added CLCC Assembly Drawings • Added CLCC Cover Glass Drawing • Updated Cover Glass Transmission Figure
5.0	• Updated reference documentation statement on Ordering Page

PS-0005

Revision Number	Description of Changes
1.0	• Initial release with new document number, updated branding and document template • Updated *Storage and Handling* and *Quality Assurance and Reliability* sections
2.0	• Updated AC Clock Level Table to clarify that 5V amplitude horizontal clocks may be used • Updated AC Clock Level Table to note that capacitance values are estimated