


ON Semiconductor®



KAI-16070 IMAGE SENSOR
4864 (H) X 3232 (V) INTERLINE CCD IMAGE SENSOR



JUNE 4, 2014
DEVICE PERFORMANCE SPECIFICATION
REVISION 2.1 PS-0010



TABLE OF CONTENTS

| | |
|--|-----------|
| Summary Specification | 5 |
| Description | 5 |
| Features | 5 |
| Applications | 5 |
| Ordering Information | 6 |
| Device Description | 7 |
| Architecture | 7 |
| Dark Reference Pixels | 8 |
| Dummy Pixels | 8 |
| Active Buffer Pixels..... | 8 |
| Image Acquisition | 8 |
| ESD Protection | 8 |
| Bayer Color Filter Pattern | 9 |
| TRUESENSE Sparse Color Filter Pattern | 9 |
| Physical Description | 10 |
| Pin Description and Device Orientation | 10 |
| Imaging Performance | 12 |
| Typical Operation Conditions | 12 |
| Specifications..... | 12 |
| All Configurations | 12 |
| KAI-16070-AXA and KAI-16070-PXA Configurations | 13 |
| KAI-16070-CXA and KAI-16070-PXA Configurations | 13 |
| Linear Signal Range..... | 13 |
| Typical Performance Curves | 14 |
| Quantum Efficiency..... | 14 |
| Monochrome with Microlens..... | 14 |
| Color (Bayer RGB) with Microlens | 15 |
| Color (TRUESENSE Sparse CFA) with Microlens | 15 |
| Angular Quantum Efficiency..... | 16 |
| Monochrome with Microlens..... | 16 |
| Dark Current versus Temperature | 16 |
| Power – Estimated | 17 |
| Frame Rates | 18 |
| Defect Definitions | 19 |
| Operation Conditions for Defect Testing at 40 °C | 19 |
| Defect Definitions for Testing at 40 °C | 19 |
| Operation Conditions for Defect Testing at 27 °C | 20 |
| Defect Definitions for Testing at 27 °C | 20 |
| Defect Map..... | 20 |
| Test Definitions | 21 |
| Test Regions of Interest | 21 |
| OverClocking | 21 |
| Tests..... | 22 |
| Dark Field Global Non-Uniformity..... | 22 |
| Global Non-Uniformity..... | 22 |
| Global Peak to Peak Non-Uniformity..... | 22 |
| Center Non-Uniformity | 23 |
| Dark field defect test | 23 |



Bright field defect test 23

Operation.....24

 Absolute Maximum Ratings 24

 Absolute Maximum Voltage Ratings Between Pins and Ground 24

 KAI-29050 Compatibility 25

 Reset Pin, Low-Gain (R2ab and R2cd) 26

 Power Up and Power Down Sequence 27

 DC Bias Operating Conditions 28

 AC Operating Conditions 29

 Clock Levels 29

 Capacitance 30

 Device Identification 31

 Recommended Circuit 31

Timing32

 Requirements and Characteristics 32

 Timing Flow Charts 33

 No Electronic Shutter 33

 Using the Electronic Shutter 34

 Window Readout Using the Fast Dump 35

 Line Sampling Readout Using the Fast Dump 36

 Timing Tables 37

 Frame Timing 37

 Line Timing 38

 Pixel Timing 39

 Timing Diagrams 40

 Frame Timing Diagrams 40

 Line Timing Diagrams 41

 Electronic Shutter Timing Diagram 43

 Pixel Timing Diagrams 44

 VCCD Clock Rise and Fall Time 50

Storage and Handling51

 Storage Conditions 51

 ESD 51

 Cover Glass Care and Cleanliness 51

 Environmental Exposure 51

 Soldering Recommendations 51

Mechanical Information52

 Completed Assembly 52

 Cover Glass 54

 Cover Glass Transmission 55

Quality Assurance and Reliability56

 Quality and Reliability 56

 Replacement 56

 Liability of the Supplier 56

 Liability of the Customer 56

 Test Data Retention 56

 Mechanical 56

Life Support Applications Policy56

Revision Changes57

 MTD/PS-1248 57



PS-0010 57

TABLE OF FIGURES

Figure 1: Block Diagram 7
 Figure 2: Bayer Color Filter Pattern 9
 Figure 3: TRUESENSE Sparse Color Filter Pattern 9
 Figure 4: Package Pin Designations - Top View..... 10
 Figure 5: High Gain Linear Signal Range..... 13
 Figure 6: Low Gain Linear Signal Range 13
 Figure 7: Monochrome with Microlens Quantum Efficiency..... 14
 Figure 8: Color (Bayer) with Microlens Quantum Efficiency 15
 Figure 9: Color (TRUESENSE Sparse CFA) with Microlens Quantum Efficiency 15
 Figure 10: Monochrome with Microlens Angular Quantum Efficiency 16
 Figure 11: Dark Current versus Temperature 16
 Figure 12: Power 17
 Figure 13: Frame Rates..... 18
 Figure 14: Regions of Interest 21
 Figure 15: Equivalent Circuit for Reset Gate, low Gain (R2ab and R2cd)..... 26
 Figure 16: Power Up and Power Down Sequence 27
 Figure 17: Output Amplifier – showing dual reset pins 28
 Figure 18: Device Identification Recommended Circuit 31
 Figure 19: The timing flow when the electronic shutter is not used. 33
 Figure 20: The timing flow chart using the electronic shutter for exposure control. 34
 Figure 21: Sub window timing flow chart. 35
 Figure 22: The timing flow chart to alternately skip and read rows for subsampling..... 36
 Figure 23: The frame timing diagram. See Table 2 for pin assignments..... 40
 Figure 24: The line timing diagram. See Table 3 for device pin assignments 41
 Figure 25: Fast dump gate timing detail A. See Table 3 for device pin assignments 41
 Figure 26: 1/4 resolution line timing diagram. See Table 3 center columns for pin assignments..... 42
 Figure 27: The XDLR line timing diagram. See Table 3 right columns for pin assignments. 42
 Figure 28: Electronic shutter timing diagram..... 43
 Figure 29: High gain pixel timing. See Table 4 left columns for pin assignments. 44
 Figure 30: Low gain pixel timing. See Table 4 left columns for pin assignments. 45
 Figure 31: 1/4 resolution high gain pixel timing. See Table 4 center columns for pin assignments..... 46
 Figure 32: 1/4 resolution low gain pixel timing. See Table 4 center columns for pin assignments. 47
 Figure 33: XDLR Timing with Constant HCCD. Operating at 20MHz. See Table 4 right columns for pin assignments..... 48
 Figure 34: XDLR Timing with Variable HCCD clocking. See Table 4 right columns for pin assignments. 49
 Figure 35: A block diagram showing the AFE connections for XLDR timing..... 50
 Figure 36: VCCD Clock Rise Time and Fall Time 50
 Figure 37: Completed Assembly (1 of 2) 52
 Figure 38: Completed Assembly (2 of 2) 53
 Figure 39: Cover Glass 54
 Figure 40: Cover Glass Transmission..... 55

TABLE OF TABLES

Table 1: Values for NH and NV when operating the sensor in the various modes of resolution. 33
 Table 2: Frame timing table 37
 Table 3: Line timing table 38
 Table 4: Pixel timing table 39



Summary Specification

KAI-16070 Image Sensor

DESCRIPTION

The KAI-16070 Image Sensor is a 16-megapixel CCD in a 35 mm optical format. Based on the TRUESENSE 7.4 micron Interline Transfer CCD Platform, the sensor provides very high smear rejection and up to 82 dB linear dynamic range through the use of a unique dual-gain amplifier. Flexible readout architecture enables use of 1, 2, or 4 outputs for full resolution readout up to 8 frames per second, while a vertical overflow drain structure suppresses image blooming and enables electronic shuttering for precise exposure control.

The sensor is available with the TRUESENSE Sparse Color Filter Pattern, a technology which provides a 2x improvement in light sensitivity compared to a standard color Bayer part.

The sensor shares common pin-out and electrical configurations with a full family of Truesense Imaging Interline Transfer CCD image sensors, allowing a single camera design to be leveraged in support of multiple devices.

FEATURES

- Superior smear rejection
- Up to 82 dB linear dynamic range
- Bayer Color Pattern, TRUESENSE Sparse Color Filter Pattern, and Monochrome configurations
- Progressive scan & flexible readout architecture.
- High frame rate
- High sensitivity - Low noise architecture
- Package pin reserved for device identification

APPLICATIONS

- Industrial Imaging and Inspection
- Traffic
- Aerial Photography



| Parameter | Typical Value |
|---|--|
| Architecture | Interline CCD; Progressive Scan |
| Total Number of Pixels | 4932 (H) x 3300 (V) |
| Number of Effective Pixels | 4888 (H) x 3256 (V) |
| Number of Active Pixels | 4864 (H) x 3232 (V) (15.7M) |
| Pixel Size | 7.4 μm (H) x 7.4 μm (V) |
| Active Image Size | 36.0 mm (H) x 23.9 mm (V) 43.2 mm (diag) 35mm optical format |
| Aspect Ratio | 3:2 |
| Number of Outputs | 1, 2, or 4 |
| Charge Capacity | 44,000 electrons |
| Output Sensitivity | 9.7 $\mu\text{V}/\text{e}^-$ (low), 33 $\mu\text{V}/\text{e}^-$ (high) |
| Quantum Efficiency Mono (-ABA) R, G, B (-CBA) | 48% 32%, 41%, 39% |
| Base ISO -ABA -CBA, -PBA | 350 130, 310 (respectively) |
| Read Noise (f= 40MHz) | 12 electrons rms |
| Dark Current Photodiode / VCCD | 1 / 145 electrons/s |
| Dark Current Doubling Temp Photodiode / VCCD | 7 °C / 9 °C |
| Dynamic Range High gain amp (40 MHz) Dual amp, 2x2 bin (40 MHz) | 70 dB 82 dB |
| Charge Transfer Efficiency | 0.999999 |
| Blooming Suppression | > 1000 X |
| Smear | -115 dB |
| Image Lag | < 10 electrons |
| Maximum Pixel Clock Speed | 40MHz |
| Maximum Frame Rates Quad/Dual/Single Output | 8 / 4 / 2 fps |
| Package | 72 pin PGA |
| Cover Glass | AR Coated, 2 Sides |

All parameters are specified at T = 40 °C unless otherwise noted.



Ordering Information

| Catalog Number | Product Name | Description | Marking Code |
|----------------|---------------------|--|--------------------------------|
| 4H2212 | KAI-16070-AXA-JD-B1 | Monochrome, Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 1 | KAI-16070-AXA Serial Number |
| 4H2213 | KAI-16070-AXA-JD-B2 | Monochrome, Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 2 | |
| 4H2189 | KAI-16070-AXA-JD-AE | Monochrome, Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Engineering Grade | |
| 4H2214 | KAI-16070-CXA-JD-B1 | Color (Bayer RGB), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 1 | KAI-16070-CXA Serial Number |
| 4H2215 | KAI-16070-CXA-JD-B2 | Color (Bayer RGB), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 2 | |
| 4H2185 | KAI-16070-CXA-JD-AE | Color (Bayer RGB), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Engineering Grade | |
| 4H2216 | KAI-16070-PXA-JD-B1 | Color (TRUESENSE Sparse CFA), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 1 | KAI-16070-PXA Serial Number |
| 4H2217 | KAI-16070-PXA-JD-B2 | Color (TRUESENSE Sparse CFA), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 2 | |
| 4H2187 | KAI-16070-PXA-JD-AE | Color (TRUESENSE Sparse CFA), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Engineering Grade | |

See Application Note *Product Naming Convention* for a full description of the naming convention used for image sensors. For reference documentation, including information on evaluation kits, please visit our web site at www.truesenseimaging.com.

Please address all inquiries and purchase orders to:

Truesense Imaging, Inc.
1964 Lake Avenue
Rochester, New York 14615

Phone: (585) 784-5500
E-mail: info@truesenseimaging.com

ON Semiconductor reserves the right to change any information contained herein without notice. All information furnished by ON Semiconductor is believed to be accurate.



Device Description

ARCHITECTURE




Figure 1: Block Diagram



DARK REFERENCE PIXELS

There are 22 dark reference rows at the top and 22 dark rows at the bottom of the image sensor. The dark rows are not entirely dark and so should not be used for a dark reference level. Use the 22 dark columns on the left or right side of the image sensor as a dark reference.

Under normal circumstances use only the center 20 columns of the 22 column dark reference due to potential light leakage.

DUMMY PIXELS

Within each horizontal shift register there are 11 leading additional shift phases. These pixels are designated as dummy pixels and should not be used to determine a dark reference level.

In addition, there is one dummy row of pixels at the top and bottom of the image.

ACTIVE BUFFER PIXELS

12 unshielded pixels adjacent to any leading or trailing dark reference regions are classified as active buffer pixels. These pixels are light sensitive but are not tested for defects and non-uniformities.

IMAGE ACQUISITION

An electronic representation of an image is formed when incident photons falling on the sensor plane create electron-hole pairs within the individual silicon photodiodes. These photoelectrons are collected locally by the formation of potential wells at each photosite. Below photodiode saturation, the number of photoelectrons collected at each pixel is linearly dependent upon light level and exposure time and non-linearly dependent on wavelength. When the photodiodes charge capacity is reached, excess electrons are discharged into the substrate to prevent blooming

ESD PROTECTION

Adherence to the power-up and power-down sequence is critical. Failure to follow the proper power-up and power-down sequences may cause damage to the sensor. See Power Up and Power Down Sequence section.



BAYER COLOR FILTER PATTERN




Figure 2: Bayer Color Filter Pattern

TRUESENSE SPARSE COLOR FILTER PATTERN




Figure 3: TRUESENSE Sparse Color Filter Pattern



PHYSICAL DESCRIPTION

Pin Description and Device Orientation




Figure 4: Package Pin Designations - Top View



| Pin | Name | Description |
|-----|-------|--|
| 1 | V3B | Vertical CCD Clock, Phase 3, Bottom |
| [2] | | [no pin – keyed] |
| 3 | V1B | Vertical CCD Clock, Phase 1, Bottom |
| 4 | V4B | Vertical CCD Clock, Phase 4, Bottom |
| 5 | VDDa | Output Amplifier Supply, Quadrant a |
| 6 | V2B | Vertical CCD Clock, Phase 2, Bottom |
| 7 | GND | Ground |
| 8 | VOUTa | Video Output, Quadrant a |
| 9 | Ra | Reset Gate, standard (high) gain, Quadrant a |
| 10 | RDa | Reset Drain, Quadrant a |
| 11 | H2SLa | Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant a |
| 12 | OGa | Output Gate, Quadrant a |
| 13 | H1Ba | Horizontal CCD Clock, Phase 1, Barrier, Quadrant a |
| 14 | H2Ba | Horizontal CCD Clock, Phase 2, Barrier, Quadrant a |
| 15 | H2Sa | Horizontal CCD Clock, Phase 2, Storage, Quadrant a |
| 16 | H1Sa | Horizontal CCD Clock, Phase 1, Storage, Quadrant a |
| 17 | SUB | Substrate |
| 18 | FDGAb | Fast Line Dump Gate, Bottom |
| 19 | R2ab | Reset Gate, low gain, Quadrants a&b |
| 20 | FDGAb | Fast Line Dump Gate, Bottom |
| 21 | H2Sb | Horizontal CCD Clock, Phase 2, Storage, Quadrant b |
| 22 | H1Sb | Horizontal CCD Clock, Phase 1, Storage, Quadrant b |
| 23 | H1Bb | Horizontal CCD Clock, Phase 1, Barrier, Quadrant b |
| 24 | H2Bb | Horizontal CCD Clock, Phase 2, Barrier, Quadrant b |
| 25 | H2SLb | Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b |
| 26 | OGb | Output Gate, Quadrant b |
| 27 | Rb | Reset Gate, standard (high) gain, Quadrant b |
| 28 | RDb | Reset Drain, Quadrant b |
| 29 | GND | Ground |
| 30 | VOUTb | Video Output, Quadrant b |
| 31 | VDDb | Output Amplifier Supply, Quadrant b |
| 32 | V2B | Vertical CCD Clock, Phase 2, Bottom |
| 33 | V1B | Vertical CCD Clock, Phase 1, Bottom |
| 34 | V4B | Vertical CCD Clock, Phase 4, Bottom |
| 35 | V3B | Vertical CCD Clock, Phase 3, Bottom |
| 36 | ESD | ESD Protection Disable |

| Pin | Name | Description |
|-----|-------|--|
| 72 | ESD | ESD Protection Disable |
| 71 | V3T | Vertical CCD Clock, Phase 3, Top |
| 70 | V4T | Vertical CCD Clock, Phase 4, Top |
| 69 | V1T | Vertical CCD Clock, Phase 1, Top |
| 68 | V2T | Vertical CCD Clock, Phase 2, Top |
| 67 | VDDc | Output Amplifier Supply, Quadrant c |
| 66 | VOUTc | Video Output, Quadrant c |
| 65 | GND | Ground |
| 64 | RDc | Reset Drain, Quadrant c |
| 63 | Rc | Reset Gate, standard (high) gain, Quadrant c |
| 62 | OGc | Output Gate, Quadrant c |
| 61 | H2SLc | Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c |
| 60 | H2Bc | Horizontal CCD Clock, Phase 2, Barrier, Quadrant c |
| 59 | H1Bc | Horizontal CCD Clock, Phase 1, Barrier, Quadrant c |
| 58 | H1Sc | Horizontal CCD Clock, Phase 1, Storage, Quadrant c |
| 57 | H2Sc | Horizontal CCD Clock, Phase 2, Storage, Quadrant c |
| 56 | FDGcd | Fast Line Dump Gate, Top |
| 55 | R2cd | Reset Gate, low gain, Quadrants c&d |
| 54 | FDGcd | Fast Line Dump Gate, Top |
| 53 | SUB | Substrate |
| 52 | H1Sd | Horizontal CCD Clock, Phase 1, Storage, Quadrant d |
| 51 | H2Sd | Horizontal CCD Clock, Phase 2, Storage, Quadrant d |
| 50 | H2Bd | Horizontal CCD Clock, Phase 2, Barrier, Quadrant d |
| 49 | H1Bd | Horizontal CCD Clock, Phase 1, Barrier, Quadrant d |
| 48 | OGd | Output Gate, Quadrant b |
| 47 | H2SLd | Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d |
| 46 | RDd | Reset Drain, Quadrant d |
| 45 | Rd | Reset Gate, standard (high) gain, Quadrant d |
| 44 | VOUTd | Video Output, Quadrant d |
| 43 | GND | Ground |
| 42 | V2T | Vertical CCD Clock, Phase 2, Top |
| 41 | VDDd | Output Amplifier Supply, Quadrant d |
| 40 | V4T | Vertical CCD Clock, Phase 4, Top |
| 39 | V1T | Vertical CCD Clock, Phase 1, Top |
| 38 | DevID | Device Identification |
| 37 | V3T | Vertical CCD Clock, Phase 3, Top |

Notes:

1. Liked named pins are internally connected and should have a common drive signal.



Imaging Performance

TYPICAL OPERATION CONDITIONS

Unless otherwise noted, the Imaging Performance Specifications are measured using the following conditions.

| Description | Condition | Notes |
|--------------|---|-------|
| Light Source | Continuous red, green and blue LED illumination | 1 |
| Operation | Nominal operating voltages and timing | |

Notes:

1. For monochrome sensor, only green LED used.

SPECIFICATIONS

All Configurations

| Description | Symbol | Min. | Nom. | Max. | Units | Sampling Plan | Temperature Tested At (°C) | Notes |
|---|----------------------------|-------------|-------------|-------------|--------------------|---------------|----------------------------|-------|
| Dark Field Global Non-Uniformity | DSNU | - | - | 5 | mVpp | Die | 27, 40 | |
| Bright Field Global Non-Uniformity | | - | 2 | 12 | %rms | Die | 27, 40 | 1 |
| Bright Field Global Peak to Peak Non-Uniformity | PRNU | - | 10 | 30 | %pp | Die | 27, 40 | 1 |
| Bright Field Center Non-Uniformity | | - | 1 | 2 | %rms | Die | 27, 40 | 1 |
| Maximum Photo-response Nonlinearity High Gain (4,000 to 20,000 electrons) High Gain (4,000 to 40,000 electrons) Low Gain (8,000 to 80,000 electrons) | NL_HG1 NL_HG2 NL_LG1 | - - - | 2 3 6 | - - - | % % % | Design | | |
| Maximum Gain Difference Between Outputs | ΔG | - | 10 | - | % | Design | | 2 |
| Horizontal CCD Charge Capacity | HNe | - | 90 | - | ke ⁻ | Design | | |
| Vertical CCD Charge Capacity | VNe | - | 60 | - | ke ⁻ | Design | | |
| Photodiode Charge Capacity | PNe | - | 44 | - | ke ⁻ | Die | 27, 40 | 3 |
| Floating Diffusion Capacity – High Gain | FNe_HG | 40 | - | - | ke ⁻ | Die | 27, 40 | |
| Floating Diffusion Capacity – Low Gain | FNe_LG | 160 | - | - | ke ⁻ | Die | 27, 40 | |
| Linear Saturation Level – High Gain | Lsat_HG | - | 40 | - | ke ⁻ | Design | | |
| Linear Saturation Level – Low Gain | Lsat_LG | - | 160 | - | ke ⁻ | Design | | |
| Horizontal CCD Charge Transfer Efficiency | HCTE | 0.999995 | 0.999999 | - | | Die | | |
| Vertical CCD Charge Transfer Efficiency | VCTE | 0.999995 | 0.999999 | - | | Die | | |
| Photodiode Dark Current | l _{pd} | - | 2 | 70 | e/p/s | Die | 40 | |
| Vertical CCD Dark Current | l _{vd} | - | 200 | 600 | e/p/s | Die | 40 | |
| Image Lag | Lag | - | - | 10 | e ⁻ | Design | | |
| Antiblooming Factor | Xab | 1000 | - | - | | Design | | |
| Vertical Smear | Smr | - | -115 | - | dB | Design | | |
| Read Noise | n_{e-T} | - | 12/45 | - | e ⁻ rms | Design | High gain/low gain | 4 |
| Dynamic Range, standard | DR | - | 70.5 | - | dB | Design | | 4, 5 |
| Dynamic Range, extended linear Dynamic range mode (XLDR) | XLDR | - | 82.5 | - | dB | Design | | 4, 5 |
| Output Amplifier DC Offset | V _{odc} | 5 | 9.0 | 14 | V | Die | 27, 40 | |
| Output Amplifier Bandwidth | f _{-3db} | - | 250 | - | MHz | Design | | 6 |
| Output Amplifier Impedance | R _{OUT} | 100 | 127 | 200 | Ohms | Die | 27, 40 | |
| Output Amplifier Sensitivity High Gain Low Gain | $\Delta V/\Delta N$ | - - | 33 9.7 | - - | $\mu V/e^-$ | Design | | |



KAI-16070-AXA and KAI-16070-PXA Configurations

| Description | Symbol | Min. | Nom. | Max. | Units | Sampling Plan | Temperature Tested At (°C) | Notes |
|------------------------------------|-------------------|------|------|------|-------|---------------|----------------------------|-------|
| Peak Quantum Efficiency | QE _{max} | - | 48 | - | % | Design | | |
| Peak Quantum Efficiency Wavelength | λQE | - | 500 | - | nm | Design | | |

KAI-16070-CXA and KAI-16070-PXA Configurations

| Description | Symbol | Min. | Nom. | Max. | Units | Sampling Plan | Temperature Tested At (°C) | Notes |
|------------------------------------|-------------------|------|------|------|-------|---------------|----------------------------|-------|
| Peak Quantum Efficiency | QE _{max} | - | 39 | - | % | Design | | |
| Blue | | | 41 | | | | | |
| Green | | | 32 | | | | | |
| Peak Quantum Efficiency Wavelength | λQE | - | 470 | - | nm | Design | | |
| Blue | | | 540 | | | | | |
| Green | | | 620 | | | | | |

Notes:

1. Per color
2. Value is over the range of 10% to 90% of photodiode saturation.
3. The operating value of the substrate voltage, VAB, will be marked on the shipping container for each device. The value of VAB is set such that the photodiode charge capacity is 1450 mV. This value is determined while operating the device in the low gain mode. VAB level assigned is valid for both modes; high gain or low gain.
4. At 40 MHz.
5. Uses 2OLOG(PNe/ n_{e-T})
6. Assumes 5pF load

Linear Signal Range

High Gain




Figure 5: High Gain Linear Signal Range

Low Gain




Figure 6: Low Gain Linear Signal Range



Typical Performance Curves

QUANTUM EFFICIENCY

Monochrome with Microlens




Figure 7: Monochrome with Microlens Quantum Efficiency



Color (Bayer RGB) with Microlens




Figure 8: Color (Bayer) with Microlens Quantum Efficiency

Color (TRUESENSE Sparse CFA) with Microlens




Figure 9: Color (TRUESENSE Sparse CFA) with Microlens Quantum Efficiency



ANGULAR QUANTUM EFFICIENCY

For the curves marked "Horizontal", the incident light angle is varied in a plane parallel to the HCCD. For the curves marked "Vertical", the incident light angle is varied in a plane parallel to the VCCD.

Monochrome with Microlens




Figure 10: Monochrome with Microlens Angular Quantum Efficiency

Dark Current versus Temperature




Figure 11: Dark Current versus Temperature



POWER – ESTIMATED




Figure 12: Power



FRAME RATES




Figure 13: Frame Rates



Defect Definitions

OPERATION CONDITIONS FOR DEFECT TESTING AT 40 °C

| Description | Condition | Notes |
|-----------------------------|---|-------|
| Operational Mode | One output using VOUTa, continuous readout | |
| HCCD Clock Frequency | 20 MHz | |
| Pixels Per Line | 5000 | 1 |
| Lines Per Frame | 3354 | 2 |
| Line Time | 266 µsec | |
| Frame Time | 894 msec | |
| Photodiode Integration Time | PD_Tint = Frame Time = 894 msec, no electronic shutter used | |
| Temperature | 40 °C | |
| Light Source | Continuous red, green and blue LED illumination | 3 |
| Operation | Nominal operating voltages and timing | |

Notes

1. Horizontal overclocking used
2. Vertical overclocking used
3. For monochrome sensor, only the green LED is used.

DEFECT DEFINITIONS FOR TESTING AT 40 °C

| Description | Definition | Grade 1 | Grade 2 Mono | Grade 2 Color | Notes |
|---|---|---------|--------------|---------------|-------|
| Major dark field defective bright pixel | PD_Tint = Frame Time Defect \geq 325 mV | 150 | 300 | 300 | 1 |
| Major bright field defective dark pixel | Defect \geq 15 % | | | | |
| Minor dark field defective bright pixel | PD_Tint = Frame Time Defect \geq 163 mV | 1500 | 3000 | 3000 | |
| Cluster Defect | A group of 2 to 19 contiguous major defective pixels, but no more than 4 adjacent defects horizontally. | 30 | 30 | 30 | 2 |
| Column defect | A group of more than 10 contiguous major defective pixels along a single column | 0 | 4 | 15 | 2 |

Notes:

1. For the color devices (KAI-16070-CXA and KAI-16070-PXA), a bright field defective pixel deviates by 12% with respect to pixels of the same color.
2. Column and cluster defects are separated by no less than two (2) good pixels in any direction (excluding single pixel defects).
3. Tested at 40 °C with no electronic shutter used.



OPERATION CONDITIONS FOR DEFECT TESTING AT 27 °C

| Description | Condition | Notes |
|---------------------------------------|---|-------|
| Operational Mode | Two outputs, using VOUTa and VOUTc, continuous readout | |
| HCCD Clock Frequency | 20 MHz | |
| Pixels Per Line | 5000 | 1 |
| Lines Per Frame | 3354 | 2 |
| Line Time | 266 μsec | |
| Frame Time | 894 msec | |
| Photodiode Integration Time (PD_Tint) | PD_Tint = Frame Time = 894 msec, no electronic shutter used | |
| Temperature | 27 °C | |
| Light Source | Continuous red, green and blue LED illumination | 3 |
| Operation | Nominal operating voltages and timing | |

Notes:

1. Horizontal overclocking used
2. Vertical overclocking used
3. For monochrome sensor, only the green LED is used.

DEFECT DEFINITIONS FOR TESTING AT 27 °C

| Description | Definition | Grade 1 | Grade 2 Mono | Grade 2 Color | Notes |
|---|---|---------|--------------|---------------|-------|
| Major dark field defective bright pixel | PD_Tint = Frame Time -> Defect ≥ 100 mV | 150 | 300 | 300 | 1 |
| Major bright field defective dark pixel | Defect ≥ 15 % | | | | |
| Minor dark field defective bright pixel | PD_Tint = Frame Time Defect ≥ 52 mV | 1500 | 3000 | 3000 | |
| Cluster Defect | A group of 2 to 19 contiguous major defective pixels, but no more than 4 adjacent defects horizontally. | 30 | 30 | 30 | 2 |
| Column defect | A group of more than 10 contiguous major defective pixels along a single column | 0 | 4 | 15 | 2 |

Notes:

1. For the color devices (KAI-106070-CXA and KAI-16070), a bright field defective pixel deviates by 12% with respect to pixels of the same color.
2. Column and cluster defects are separated by no less than two (2) good pixels in any direction (excluding single pixel defects).
3. Tested at 27 °C with no electronic shutter used.

Defect Map

The defect map supplied with each sensor is based upon testing at an ambient (27 °C) temperature. Minor point defects are not included in the defect map. All defective pixels are reference to pixel 1,1 in the defect maps. See Figure 14: Regions of Interest for the location of pixel 1,1.

Test Definitions

TEST REGIONS OF INTEREST

- Image Area ROI: Pixel (1, 1) to Pixel (4888, 3256)
- Active Area ROI: Pixel (13, 13) to Pixel (4876, 3244)
- Center ROI: Pixel (2345, 1527) to Pixel (2444, 1628)

Only the Active Area ROI pixels are used for performance and defect tests.

OVERCLOCKING

The test system timing is configured such that the sensor is overclocked in both the vertical and horizontal directions. See Figure 14 for a pictorial representation of the regions of interest.




Figure 14: Regions of Interest



TESTS

Dark Field Global Non-Uniformity

This test is performed under dark field conditions. The sensor is partitioned into 1mm x 1mm sub regions, each of which is 135 by 135 pixels in size. The average signal level of each of the sub regions of interest is calculated. The signal level of each of the sub regions of interest is calculated using the following formula:

$$\text{Signal of ROI}[i] = (\text{ROI Average in counts} - \text{Horizontal overclock average in counts}) * \text{mV per count}$$

Where $i = 1$ to total # of sub regions. During this calculation on the sub regions of interest, the maximum and minimum signal levels are found. The dark field global uniformity is then calculated as the maximum signal found minus the minimum signal level found.

Units: mVpp (millivolts peak to peak)

Global Non-Uniformity

This test is performed with the imager illuminated to a level such that the output is at 70% of saturation (approximately 924 mV). Prior to this test being performed the substrate voltage has been set such that the charge capacity of the sensor is 1320 mV. Global non-uniformity is defined as

$$\text{GlobalNon - Uniformity} = 100 * \left(\frac{\text{Active Area Standard Deviation}}{\text{Active Area Signal}} \right) \quad \text{Units: \%rms}$$

Active Area Signal = Active Area Average – Dark Column Average

Global Peak to Peak Non-Uniformity

This test is performed with the imager illuminated to a level such that the output is at 70% of saturation (approximately 924 mV). Prior to this test being performed the substrate voltage has been set such that the charge capacity of the sensor is 1320 mV. The sensor is partitioned into sub regions of interest, each of which is 135 by 135 pixels in size. The average signal level of each of the before mentioned sub regions of interest (ROI) is calculated. The signal level of each of the sub regions of interest is calculated using the following formula:

$$\text{Signal of ROI}[i] = (\text{ROI Average in counts} - \text{Horizontal overclock average in counts}) * \text{mV per count}$$

Where $i = 1$ to total # of sub regions. During this calculation on the sub regions of interest, the maximum and minimum signal levels are found. The global peak to peak uniformity is then calculated as:

$$\text{GlobalUniformity} = 100 * \frac{\text{MaximumSignal} - \text{MinimumSignal}}{\text{Active Area Signal}}$$

Units: %pp



Center Non-Uniformity

This test is performed with the imager illuminated to a level such that the output is at 70% of saturation (approximately 924 mV). Prior to this test being performed the substrate voltage has been set such that the charge capacity of the sensor is 1320 mV. Defects are excluded for the calculation of this test. This test is performed on the center 100 by 100 pixels of the sensor. Center uniformity is defined as:

$$\text{Center ROI Uniformity} = 100 * \left(\frac{\text{Center ROI Standard Deviation}}{\text{Center ROI Signal}} \right)$$

Units: %rms. Center ROI Signal = Center ROI Average – Dark Column Average.

Dark field defect test

This test is performed under dark field conditions. The sensor is partitioned into 1mm x 1mm sub regions, each of which is 135 by 135 pixels in size. In each region of interest, the median value of all pixels is found. For each region of interest, a pixel is marked defective if it is greater than or equal to the median value of that region of interest plus the defect threshold specified in the “Defect Definitions” section.

Bright field defect test

This test is performed with the imager illuminated to a level such that the output is at approximately 924 mV. Prior to this test being performed the substrate voltage has been set such that the charge capacity of the sensor is 1320 mV. The average signal level of all active pixels is found. The bright and dark thresholds are set as:

Dark defect threshold = Active Area Signal * threshold

Bright defect threshold = Active Area Signal * threshold

The sensor is then partitioned into 1mm x 1mm sub regions sub regions of interest, each of which is 135 by 135 pixels in size. In each region of interest, the average value of all pixels is found. For each region of interest, a pixel is marked defective if it is greater than or equal to the median value of that region of interest plus the bright threshold specified or if it is less than or equal to the median value of that region of interest minus the dark threshold specified.

Example for major bright field defective pixels:

- Average value of all active pixels is found to be 924 mV
- Dark defect threshold: 924 mV * 15 % = 138 mV
- Bright defect threshold: 924 mV * 15 % = 138 mV
- Region of interest #1 selected. This region of interest is pixels 13, 13 to pixels 147, 147.
 - Median of this region of interest is found to be 918 mV.
 - Any pixel in this region of interest that is >= (918 + 138 mV) 1062 mV in intensity will be marked defective.
 - Any pixel in this region of interest that is <= (918 - 138 mV) 780 mV in intensity will be marked defective.
- All remaining sub regions of interest are analyzed for defective pixels in the same manner. Any remaining factor of pixels less than 135 pixels that are not covered by this moving ROI is placed over the remaining pixels at the active area boundry. A portion of pixels that were tested in the previous ROI will be retested to keep the test ROI at a full 135 by 135 pixels.



Operation

ABSOLUTE MAXIMUM RATINGS

Absolute maximum rating is defined as a level or condition that should not be exceeded at any time per the description. If the level or the condition is exceeded, the device will be degraded and may be damaged. Operation at these values will reduce Mean Time to Failure (MTTF).

| Description | Symbol | Minimum | Maximum | Units | Notes |
|-----------------------|------------------|---------|---------|-------|-------|
| Operating Temperature | T _{OP} | -50 | +70 | °C | 1 |
| Humidity | RH | +5 | +90 | % | 2 |
| Output Bias Current | I _{out} | - | 60 | mA | 3 |
| Off-chip Load | CL | - | 10 | pF | |

Notes:

- Noise performance will degrade at higher temperatures.
- T=25 °C. Excessive humidity will degrade MTTF.
- Total for all outputs. Maximum current is -15 mA for each output. Avoid shorting output pins to ground or any low impedance source during operation. Amplifier bandwidth increases at higher current and lower load capacitance at the expense of reduced gain (sensitivity).

ABSOLUTE MAXIMUM VOLTAGE RATINGS BETWEEN PINS AND GROUND

| Description | Minimum | Maximum | Units | Notes |
|--|-----------|------------|-------|-------|
| VDDa, VOUTa | -0.4 | 17.5 | V | 1 |
| RDa | -0.4 | 15.5 | V | 1 |
| V1B, V1T | ESD - 0.4 | ESD + 24.0 | V | |
| V2B, V2T, V3B, V3T, V4B, V4T | ESD - 0.4 | ESD + 14.0 | V | |
| FDGcb, FDGcd | ESD - 0.4 | ESD + 14.0 | | |
| H1Sa, H1Ba, H2Sa, H2Ba, H2SLa, Ra, OGa | ESD - 0.4 | ESD + 14.0 | V | 1 |
| ESD | -10.0 | 0.0 | V | |
| SUB | -0.4 | +40.0 | V | 2 |

Notes:

- a denotes a, b, c or d
- Refer to Application Note *Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions*



KAI-29050 COMPATIBILITY

The KAI-16070 is pin-for-pin compatible with a camera designed for the KAI-29050 image sensor with the following accommodations:

1. To operate in accordance with a system designed for KAI-29050, the target substrate voltage should be set to be 2.0V higher than the value recorded on the KAI-16070 shipping container. This setting will cause the charge capacity to be limited to 20 Ke⁻ (or 660mV).
2. On the KAI-16070, pins 19 (R2ab) and 55 (R2cd) should be left floating per the KAI-29050 Device Performance Specification.
3. The KAI-16070 will operate in only the high gain mode (33 μV/e).
4. All timing and voltages are taken from the KAI-29050 specification sheet.
5. The number of horizontal and vertical CCD clock cycles is reduced as appropriate.
6. In addition, if the intent is to operate the KAI-16070 image sensor in a camera designed for the KAI-29050 sensor that has been modified to accept and process the full 40,000 e⁻ (1,320 mV) output, the following changes to the following voltage bias must be made:

| Voltage bias differences | KAI-29050 | KAI-16070 |
|--------------------------|-----------------------------|------------------------------|
| pins 10, 28, 46, and 64 | 12.0V per the specification | Increase this value to 12.6V |

Note: To make use of the low gain mode or dual gain mode the KAI-16070 voltages and timing specification must be used.



RESET PIN, LOW-GAIN (R2AB AND R2CD)

The R2ab and R2bc (pins 19 and 55) each have an internal circuit to bias the pins to 4.3 V. This feature assures the device is set to operate in the high gain mode when pins 19 and 55 are not connected in the application to a clock driver (for KAI-29050 compatibility). Typical capacitor coupled drivers will not drive this structure.




Figure 15: Equivalent Circuit for Reset Gate, low Gain (R2ab and R2cd)



POWER UP AND POWER DOWN SEQUENCE

Adherence to the power-up and power-down sequence is critical. Failure to follow the proper power-up and power-down sequences may cause damage to the sensor.





Figure 16: Power Up and Power Down Sequence


Notes:

1. Activate all other biases when ESD is stable and SUB is above 3V
2. Do not pulse the electronic shutter until ESD is stable
3. VDD cannot be +15V when SUB is 0V
4. The image sensor can be protected from an accidental improper ESD voltage by current limiting the SUB current to less than 10mA. SUB and VDD must always be greater than GND. ESD must always be less than GND. Placing diodes between SUB, VDD, ESD and ground will protect the sensor from accidental overshoots of SUB, VDD and ESD during power on and power off. See the figure below.

The VCCD clock waveform must not have a negative overshoot more than 0.4V below the ESD voltage.



Example of external diode protection for SUB, VDD and ESD. α denotes a, b, c or d.





DC BIAS OPERATING CONDITIONS

| Description | Pins | Symbol | Minimum | Nominal | Maximum | Units | Maximum DC Current | Notes |
|-------------------------|-------------------|------------------|---------|---------|------------------|-------|--------------------|---------|
| Reset Drain | RD _a | RD | +12.4 | +12.6 | +12.8 | V | 10 μA | 1,9 |
| Output Gate | OG _a | OG | -2.2 | -2.0 | -1.8 | V | 10 μA | 1 |
| Output Amplifier Supply | VDD _a | VDD | +14.5 | +15.0 | +15.5 | V | 11.0 mA | 1, 2 |
| Ground | GND | GND | 0.0 | 0.0 | 0.0 | V | -1.0 mA | |
| Substrate | SUB | VSUB | +5.0 | VAB | VDD | V | 50 μA | 3, 8 |
| ESD Protection Disable | ESD | ESD | -9.5 | -9.0 | V _{x_L} | V | 50 μA | 6, 7,10 |
| Output Bias Current | VOU _{Ta} | I _{out} | -3.0 | -5.0 | -10.0 | mA | — | 1, 4, 5 |

Notes:

1. a denotes a, b, c or d
2. The maximum DC current is for one output. I_{dd} = I_{out} + I_{ss}. See Figure 17.
3. The operating value of the substrate voltage, VAB, will be marked on the shipping container for each device. The value of VAB is set such that the photodiode charge capacity is the nominal PNe (see Specifications).
4. An output load sink must be applied to each VOUT pin to activate each output amplifier.
5. Nominal value required for 40MHz operation per output. May be reduced for slower data rates and lower noise.
6. Adherence to the power-up and power-down sequence is critical.
7. ESD maximum value must be less than or equal to V1_L+0.4V and V2_L+0.4V
8. Refer to Application Note Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions
9. 12.0 V may be used if the total output signal desired is 20,000 e- or less.
10. Where V_{x_L} is the level set for V1_L, V2_L, V3_L, or V4_L in the application.




Figure 17: Output Amplifier – showing dual reset pins



AC OPERATING CONDITIONS


Clock Levels

| Description | Pins | Symbol | Level | Minimum | Nominal | Maximum | Units |
|---|-----------------------|------------------|-----------|----------|---------|----------|-------|
| Vertical CCD Clock, Phase 1 | V1B, V1T ¹ | V1_L | Low | -8.2 | -8.0 | -7.8 | V |
| | | V1_M | Mid | -0.2 | +0.0 | +0.2 | |
| | | V1_H | High | +12.8 | +13.0 | +14.0 | |
| Vertical CCD Clock, Phase 2 | V2B, V2T ¹ | V2_L | Low | -8.2 | -8.0 | -7.8 | V |
| | | V2_H | High | -0.2 | +0.0 | +0.2 | |
| Vertical CCD Clock, Phase 3 | V3B, V3T ¹ | V3_L | Low | -8.2 | -8.0 | -7.8 | V |
| | | V3_H | High | -0.2 | +0.0 | +0.2 | |
| Vertical CCD Clock, Phase 4 | V4B, V4T ¹ | V4_L | Low | -8.2 | -8.0 | -7.8 | V |
| | | V4_H | High | -0.2 | +0.0 | +0.2 | |
| Horizontal CCD Clock, Phase 1 Storage | H1Sa ¹ | H1S_L | Low | -5.0 (5) | -4.4 | -4.2 | V |
| | | H1S_A | Amplitude | +4.2 | +4.4 | +5.0 (5) | |
| Horizontal CCD Clock, Phase 1 Barrier | H1Ba ¹ | H1B_L | Low | -5.0 (5) | -4.4 | -4.2 | V |
| | | H1B_A | Amplitude | +4.2 | +4.4 | +5.0 (5) | |
| Horizontal CCD Clock, Phase 2 Storage | H2Sa ¹ | H2S_L | Low | -5.0 (5) | -4.4 | -4.2 | V |
| | | H2S_A | Amplitude | +4.2 | +4.4 | +5.0 (5) | |
| Horizontal CCD Clock, Phase 2 Barrier | H2Ba ¹ | H2B_L | Low | -5.0 (5) | -4.4 | -4.2 | V |
| | | H2B_A | Amplitude | +4.2 | +4.4 | +5.0 (5) | |
| Horizontal CCD Clock, Last Phase ² | H2SLa ¹ | H2SL_L | Low | -5.2 | -5.0 | -4.8 | V |
| | | H2SL_A | Amplitude | +4.8 | +5.0 | +5.2 | |
| Reset Gate 1 | Ra ¹ | R_L ³ | Low | -3.2 | -3.0 | -2.8 | V |
| | | R_A | Amplitude | +6.0 | — | +6.4 | |
| Reset Gate 2 | R2ab, R2cd | R_L ³ | Low | -2.0 | -1.8 | -1.6 | V |
| | | R_A | Amplitude | +6.0 | — | +6.4 | |
| Electronic Shutter ⁴ | SUB | VES | High | +29.0 | +30.0 | +40.0 | V |
| Fast Line Dump Gate | FDGa ¹ | FDG_L | Low | -8.2 | -8.0 | -7.8 | V |
| | | FDG_H | High | +4.5 | +5.0 | +5.5 | |

Notes:

1. a denotes a, b, c or d
2. Use separate clock driver for improved speed performance.
3. Reset low should be set to -3 volts for signal levels greater than 40,000 electrons.
4. Refer to Application Note *Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions*
5. If the minimum horizontal clock low level is used (-5.0V), then the maximum horizontal clock amplitude should be used (5V amplitude) to create a -5.0V to 0.0V clock

The figure below shows the DC bias (VSUB) and AC clock (VES) applied to the SUB pin. Both the DC bias and AC clock are referenced to ground.





Capacitance

| | V1B | V2B | V3B | V4B | V1T | V2T | V3T | V4T | GND | All Pins | Units |
|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|----------|-------|
| V1B | | 17 | 11 | 14 | 6 | 5 | 6 | 4 | 24 | 88 | nF |
| V2B | | | 21 | 10 | 5 | 3 | 4 | 3 | 7 | 74 | nF |
| V3B | | | | 19 | 6 | 5 | 6 | 4 | 8 | 83 | nF |
| V4B | | | | | 5 | 4 | 5 | 3 | 23 | 76 | nF |
| V1T | | | | | | 14 | 11 | 17 | 24 | 86 | nF |
| V2T | | | | | | | 16 | 6 | 22 | 75 | nF |
| V3T | | | | | | | | 19 | 11 | 84 | nF |
| V4T | | | | | | | | | 5 | 73 | nF |
| FDGT | 0.6 | 0.5 | 0.5 | 0.4 | 16 | 3.1 | 1.0 | 1.1 | 94 | 117 | pF |
| FDGB | 0.6 | 0.5 | 0.5 | 0.4 | 16 | 3.1 | 1.0 | 1.1 | 94 | 117 | pF |
| VSub | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 11 | 11 | nF |

| | H2S | H1B | H2B | GND | All Pins | Units |
|-----|-----|-----|-----|-----|----------|-------|
| H1S | 45 | 75 | 44 | 196 | 360 | pF |
| H2S | | 47 | 41 | 281 | 368 | pF |
| H1B | | | 12 | 313 | 324 | pF |
| H2B | | | | 293 | 293 | pF |

Notes:

1. Table shows typical cross capacitance between pins of the device.
2. Capacitance is total for all like named pins.



DEVICE IDENTIFICATION

The device identification pin (DevID) may be used to identify different members of the Truesense Imaging 5.5-micron and 7.4-micron Interline Transfer CCD Platforms.

| Description | Pins | Symbol | Min | Nominal | Max | Units | Max DC Current | Notes |
|-----------------------|-------|--------|--------|---------|--------|-------|----------------|---------|
| Device Identification | DevID | DevID | 32,000 | 40,000 | 48,000 | Ohms | 50 μ A | 1, 2, 3 |

Notes:

1. Nominal value subject to verification and/or change during release of preliminary specifications.
2. If the Device Identification is not used, it may be left disconnected.
3. After Device Identification resistance has been read during camera initialization, it is recommended that the circuit be disabled to prevent localized heating of the sensor due to current flow through the R_DeviceID resistor.

Recommended Circuit

Note that V1 must be a different value than V2.




Figure 18: Device Identification Recommended Circuit



Timing

REQUIREMENTS AND CHARACTERISTICS

| Description | Symbol | Minimum | Nominal | Maximum | Units | Notes |
|--|------------------|---------|---------|---------|---------------|---------------------|
| Photodiode Transfer | t_{pd} | 6 | - | - | μs | |
| VCCD Leading Pedestal | t_{3p} | 16 | - | - | μs | |
| VCCD Trailing Pedestal | t_{3d} | 16 | - | - | μs | |
| VCCD Transfer Delay | t_d | 2 | - | - | μs | |
| VCCD Transfer | t_v | 4 | - | - | μs | |
| VCCD Rise, Fall Times | t_{VR}, t_{VF} | 5 | - | 10 | % | 1, 2 |
| FDG Delay | t_{fdg} | 2 | - | - | μs | |
| HCCD Delay | t_{hs} | 2 | - | - | μs | |
| HCCD Transfer | t_e | 25.0 | - | - | ns | |
| Shutter Transfer | t_{sub} | 2 | - | - | μs | |
| Shutter Delay | t_{hd} | 2 | - | - | μs | |
| Reset Pulse | t_r | 2.5 | - | - | ns | |
| Reset – Video Delay | t_{rv} | - | 2.2 | - | ns | |
| H2SL – Video Delay | t_{hv} | - | 2.2 | - | ns | |
| Line Time | t_{line} | 77.9 | - | - | μs | Dual HCCD Readout |
| | | 140 | - | - | | Single HCCD Readout |
| Frame Time | t_{frame} | 129 | - | - | ms | Quad HCCD Readout |
| | | 257 | - | - | | Dual HCCD Readout |
| | | 461 | - | - | | Single HCCD Readout |
| Line Time (XLDR Bin 2x2) | t_{line} | 124.9 | - | - | μs | Dual HCCD Readout |
| | | 217.4 | - | - | | Single HCCD Readout |
| Frame Time (XLDR Bin 2x2) Constant HCCD timing ³ | t_{frame} | 133 | - | - | ms | Quad HCCD Readout |
| | | 267 | - | - | | Dual HCCD Readout |
| | | 466 | - | - | | Single HCCD Readout |
| Frame Time (XLDR Bin 2x2) Variable HCCD Timing | t_{frame} | 103 | - | - | ms | Quad HCCD Readout |
| | | 206 | - | - | | Dual HCCD Readout |
| | | 359 | - | - | | Single HCCD Readout |

Notes:

1. Refer to Figure 36: VCCD Clock Rise Time and Fall Time .
2. Relative to the pulse width, t_v .



TIMING FLOW CHARTS

In the timing flow charts the number of HCCD clock cycles per row, NH, and the number of VCCD clock cycles per frame, NV, is given by the following table.

| | Full Resolution | | 1/4 Resolution | | XLDR | |
|-------------------|-----------------|------|----------------|------|------|------|
| | NV | NH | NV | NH | NV | NH |
| Quad | 1650 | 2477 | 825 | 1238 | 825 | 1238 |
| Dual VOUTa, VOUTc | 1650 | 4943 | 825 | 2471 | 825 | 2471 |
| Dual VOUTa, VOUTb | 3278 | 2477 | 1639 | 1238 | 1639 | 1238 |
| Single VOUTa | 3278 | 4943 | 1639 | 2471 | 1639 | 2471 |

Table 1: Values for NH and NV when operating the sensor in the various modes of resolution.

The time to read out one line TL = Line timing (See Table 3) + NH / (pixel frequency).

The time to read out one frame TF = NV * TL + frame timing (See Table 2).

No Electronic Shutter




Figure 19: The timing flow when the electronic shutter is not used.

In this case the photodiode exposure time is equal to the time to read out an image. This flow chart applies to both full resolution and 1/4 resolution modes.



Using the Electronic Shutter




Figure 20: The timing flow chart using the electronic shutter for exposure control.

This flow chart applies to both full resolution and ¼ resolution modes. The exposure time begins on the falling edge of the shutter pulse on the SUB pin. The exposure time ends on the falling edge of the +13 V to 0 V transition of the V1T and V1B pins. NEXP is varied to change the exposure time in increments of the line time. The electronic shutter timing is obtained from Figure 28.



Window Readout Using the Fast Dump




Figure 21: Sub window timing flow chart.

This timing quickly dumps NV1 lines, then reads out NV2 lines, and then quickly dumps another NV3 lines. $NV1 + NV2 + NV3$ must be greater than or equal to NV. Note when operating in quad or dual VOUTa+VOUTc modes the NV2 valid image lines must be in the center of the pixel array or contained entirely within the bottom half or top half of the pixel array. This is due to the top and bottom middle split of the VCCD. In the single output or dual VOUTa+VOUTb modes the NV2 valid image lines may be located anywhere within the pixel array.

The line timing with the FGDab and FGDcd pins disabled means those pins are held at a constant -9 V. When they are enabled, they are held at +5 V during a line transfer.



Line Sampling Readout Using the Fast Dump




Figure 22: The timing flow chart to alternately skip and read rows for subsampling.

This timing repeats the process of dumping NV4 lines and reading NV5 lines. The total $NV6 \times (NV4 + NV5)$ must be greater than or equal to NV. This timing can be used for alternately skipping and reading lines. For example, if $NV4 = 2$ and $NV5 = 1$ then every third line will be read out (skip 2 read 1).



TIMING TABLES

Frame Timing

This timing table is for transferring charge from the photodiodes to the VCCD.

| Device Pin | Full Resolution, high gain OR low gain | | | | 1/4 Resolution, high gain OR low gain | | | | 1/4 Resolution XLDR | | | |
|------------|--|------------------|------------------|--------------|---------------------------------------|------------------|------------------|--------------|---------------------|------------------|------------------|--------------|
| | Quad | Dual VOUTa VOUTc | Dual VOUTa VOUTb | Single VOUTa | Quad | Dual VOUTa VOUTc | Dual VOUTa VOUTb | Single VOUTa | Quad | Dual VOUTa VOUTc | Dual VOUTa VOUTb | Single VOUTa |
| V1T | F1T | | F1B | | F1T | | F1B | | F1T | | F1B | |
| V2T | F2T | | F4B | | F2T | | F4B | | F2T | | F4B | |
| V3T | F3T | | F3B | | F3T | | F3B | | F3T | | F3B | |
| V4T | F4T | | F2B | | F4T | | F2B | | F4T | | F2B | |
| V1B | F1B | | | | F1B | | | | F1B | | | |
| V2B | F2B | | | | F2B | | | | F2B | | | |
| V3B | F3B | | | | F3B | | | | F3B | | | |
| V4B | F4B | | | | F4B | | | | F4B | | | |
| H1Sa | P1 | | | | P1Q | | | | P1XL | | | |
| H1Ba | P1 | | | | P1Q | | | | P1XL | | | |
| H2Sa | P2 | | | | P2Q | | | | P2XL | | | |
| H2Ba | P2 | | | | P2Q | | | | P2XL | | | |
| Ra | RHG/RLG | | | | RHGQ/RLGQ | | | | RXL | | | |
| H1Sb | P1 | | | | P1Q | | | | P1XL | | | |
| H1Bb | P1 | P2 | P1 | P2 | P1Q | P2Q | P1Q | P2Q | P1XL | P2XL | P1XL | P2XL |
| H2Sb | P2 | | | | P2Q | | | | P2XL | | | |
| H2Bb | P2 | P1 | P2 | P1 | P2Q | P1Q | P2Q | P1Q | P2XL | P1XL | P2XL | P1XL |
| Rb | RHG/RLG | Note 1 | RHG/RLG | Note 1 | RHGQ/RLGQ | Note 1 | RHGQ/RLGQ | Note 1 | RXL | Note 1 | RXL | Note 1 |
| R2ab | R2HG/R2LG | | | | R2HGQ/R2LGQ | | | | R2XL | | | |
| FDGAb | -9 V | | | | -9 V | | | | -9 V | | | |
| H1Sc | P1 | | Note 1 | | P1Q | | Note 1 | | P1XL | | Note 1 | |
| H1Bc | P1 | | Note 1 | | P1Q | | Note 1 | | P1XL | | Note 1 | |
| H2Sc | P2 | | Note 1 | | P2Q | | Note 1 | | P2XL | | Note 1 | |
| H2Bc | P2 | | Note 1 | | P2Q | | Note 1 | | P2XL | | Note 1 | |
| Rc | RHG/RLG | | Note 1 | | RHGQ/RLGQ | | Note 1 | | RXL | | Note 1 | |
| H1Sd | P1 | | Note 1 | | P1Q | | Note 1 | | P1XL | | Note 1 | |
| H1Bd | P1 | P2 | Note 1 | | P1Q | P2Q | Note 1 | | P1XL | P2XL | Note 1 | |
| H2Sd | P2 | | Note 1 | | P2Q | | Note 1 | | P2XL | | Note 1 | |
| H2Bd | P2 | P1 | Note 1 | | P2Q | P1Q | Note 1 | | P2XL | P1XL | Note 1 | |
| Rd | RHG/RLG | Note 1 | | RHGQ/RLGQ | | Note 1 | | RXL | | Note 1 | | |
| R2cd | R2HG/R2LG | | Note 1 | | R2HGQ/R2LGQ | | Note 1 | | R2XL | | Note 1 | |
| FDGcd | -9 V | | | | -9 V | | | | -9 V | | | |
| SHP | SHP1 | | | | SHPQ | | | | Note 4 | | | |
| SHD | SHD1 | | | | SHDQ | | | | Note 5 | | | |

Table 2: Frame timing table

Notes:

1. This clock should be held at its high level voltage (0V) or held at +5.0V for compatibility with TRUESENSE 5.5 micron Interline Transfer CCD family of products.
2. SHP and SHD are the sample clocks for the analog front end signal processor.
3. This note left intentionally empty.
4. Use SHPLG for the AFE processing the low gain signal. Use SHPHG for the AFE processing the high gain signal.
5. Use SHDLG for the AFE processing the low gain signal. Use SHDHG for the AFE processing the high gain signal.



Line Timing

This timing is for transferring one line of charge from the VCCD to the HCCD

| Device Pin | Full Resolution, high gain OR low gain | | | | 1/4 Resolution, high gain OR low gain | | | | 1/4 Resolution XLDR | | | |
|------------|--|------------------|------------------|--------------|---------------------------------------|------------------|------------------|--------------|---------------------|------------------|------------------|--------------|
| | Quad | Dual VOUTa VOUTc | Dual VOUTa VOUTb | Single VOUTa | Quad | Dual VOUTa VOUTc | Dual VOUTa VOUTb | Single VOUTa | Quad | Dual VOUTa VOUTc | Dual VOUTa VOUTb | Single VOUTa |
| V1T | L1T | | L1B | | 2x L1T | | 2x L1B | | 2x L1T | | 2x L1B | |
| V2T | L2T | | L4B | | 2x L2T | | 2x L4B | | 2x L2T | | 2x L4B | |
| V3T | L3T | | L3B | | 2x L3T | | 2x L3B | | 2x L3T | | 2x L3B | |
| V4T | L4T | | L2B | | 2x L4T | | 2x L2B | | 2x L4T | | 2x L2B | |
| V1B | L1B | | | | 2x L1B | | | | 2x L1B | | | |
| V2B | L2B | | | | 2x L2B | | | | 2x L2B | | | |
| V3B | L3B | | | | 2x L3B | | | | 2x L3B | | | |
| V4B | L4B | | | | 2x L4B | | | | 2x L4B | | | |
| H1Sa | P1L | | | | P1LQ | | | | P3XL | | | |
| H1Ba | P1L | | | | P1LQ | | | | P3XL | | | |
| H2Sa | P2L | | | | P2LQ | | | | P4XL | | | |
| H2Ba | P2L | | | | P2LQ | | | | P4XL | | | |
| Ra | RHG/RLG | | | | RHGQ/RLGQ | | | | RXL | | | |
| H1Sb | P1L | | | | P1LQ | | | | P3XL | | | |
| H1Bb | P1L | P2L | P1L | P2L | P1LQ | P2LQ | P1LQ | P2LQ | P3XL | P4XL | P3XL | P4XL |
| H2Sb | P2L | | | | P2LQ | | | | P4XL | | | |
| H2Bb | P2L | P1L | P2L | P1L | P2LQ | P1LQ | P2LQ | P1LQ | P4XL | P3XL | P4XL | P3XL |
| Rb | RHG/RLG | Note 1 | RHG/RLG | Note 1 | RHGQ/RLGQ | Note 1 | RHGQ/RLGQ | Note 1 | RXL | Note 1 | RXL | Note 1 |
| R2ab | R2HG/R2LG | | | | R2HGQ/R2LGQ | | | | R2XL | | | |
| FDGAb | -9 V | | | | -9 V | | | | -9 V | | | |
| H1Sc | P1L | | Note 1 | | P1LQ | | Note 1 | | P3XL | | Note 1 | |
| H1Bc | P1L | | Note 1 | | P1LQ | | Note 1 | | P3XL | | Note 1 | |
| H2Sc | P2L | | Note 1 | | P2LQ | | Note 1 | | P4XL | | Note 1 | |
| H2Bc | P2L | | Note 1 | | P2LQ | | Note 1 | | P4XL | | Note 1 | |
| Rc | RHG/RLG | | Note 1 | | RHGQ/RLGQ | | Note 1 | | RXL | | Note 1 | |
| H1Sd | P1L | | Note 1 | | P1LQ | | Note 1 | | P3XL | | Note 1 | |
| H1Bd | P1L | P2L | Note 1 | | P1LQ | P2LQ | Note 1 | | P3XL | P4XL | Note 1 | |
| H2Sd | P2L | | Note 1 | | P2LQ | | Note 1 | | P4XL | | Note 1 | |
| H2Bd | P2L | P1L | Note 1 | | P2LQ | P1LQ | Note 1 | | P4XL | P3XL | Note 1 | |
| Rd | RHG/RLG | Note 1 | | RHGQ/RLGQ | | Note 1 | | RXL | Note 1 | | | |
| R2cd | R2HG/R2LG | | Note 1 | | R2HGQ/R2LGQ | | Note 1 | | R2XL | | Note 1 | |
| FDGcd | -9 V | | | | -9 V | | | | -9 V | | | |
| SHP | SHP1 | | | | SHPQ | | | | Note 4 | | | |
| SHD | SHD1 | | | | SHDQ | | | | Note 5 | | | |

Table 3: Line timing table

Notes:

1. This clock should be held at its high level voltage (0V) or held at +5.0V for compatibility with TRUESENSE 5.5 micron Interline Transfer CCD Family of products.
2. SHP and SHD are the sample clocks for the analog front end signal processor.
3. The notation 2x L1B means repeat the L1B timing twice for every line, this sums two rows into the HCCD.
4. Use SHPLG for the AFE processing the low gain signal. Use SHPHG for the AFE processing the high gain signal.
5. Use SHDLG for the AFE processing the low gain signal. Use SHDHG for the AFE processing the high gain signal.



Pixel Timing

This timing is for transferring one pixel from the HCCD to the output amplifier.

| Device Pin | Full Resolution, high gain OR low gain | | | | 1/4 Resolution, high gain OR low gain | | | | 1/4 Resolution XLDR | | | |
|------------|--|------------------|------------------|--------------|---------------------------------------|------------------|------------------|--------------|---------------------|------------------|------------------|--------------|
| | Quad | Dual VOUTa VOUTc | Dual VOUTa VOUTb | Single VOUTa | Quad | Dual VOUTa VOUTc | Dual VOUTa VOUTb | Single VOUTa | Quad | Dual VOUTa VOUTc | Dual VOUTa VOUTb | Single VOUTa |
| V1T | -9 V | | | | -9 V | | | | -9 V | | | |
| V2T | -9 V | | | | -9 V | | | | -9 V | | | |
| V3T | 0 V | | | | 0 V | | | | 0 V | | | |
| V4T | 0 V | | | | 0 V | | | | 0 V | | | |
| V1B | -9 V | | | | -9 V | | | | -9 V | | | |
| V2B | 0 V | | | | 0 V | | | | 0 V | | | |
| V3B | 0 V | | | | 0 V | | | | 0 V | | | |
| V4B | -9 V | | | | -9 V | | | | -9 V | | | |
| H1Sa | P1 | | | | P1Q | | | | P1XL | | | |
| H1Ba | P1 | | | | P1Q | | | | P1XL | | | |
| H2Sa | P2 | | | | P2Q | | | | P2XL | | | |
| H2Ba | P2 | | | | P2Q | | | | P2XL | | | |
| Ra | RHG/RLG | | | | RHGQ/RLGQ | | | | RXL | | | |
| H1Sb | P1 | | | | P1Q | | | | P1XL | | | |
| H1Bb | P1 | P2 | P1 | P2 | P1Q | P2Q | P1Q | P2Q | P1XL | P2XL | P1XL | P2XL |
| H2Sb | P2 | | | | P2Q | | | | P2XL | | | |
| H2Bb | P2 | P1 | P2 | P1 | P2Q | P1Q | P2Q | P1Q | P2XL | P1XL | P2XL | P1XL |
| Rb | RHG/RLG | Note 1 | RHG/RLG | Note 1 | RHGQ/RLGQ | Note 1 | RHGQ/RLGQ | Note 1 | RXL | Note 1 | RXL | Note 1 |
| R2ab | R2HG/R2LG | | | | R2HGQ/R2LGQ | | | | R2XL | | | |
| FDGab | -9 V | | | | -9 V | | | | -9 V | | | |
| H1Sc | P1 | | Note 1 | | P1Q | | Note 1 | | P1XL | | Note 1 | |
| H1Bc | P1 | | Note 1 | | P1Q | | Note 1 | | P1XL | | Note 1 | |
| H2Sc | P2 | | Note 1 | | P2Q | | Note 1 | | P2XL | | Note 1 | |
| H2Bc | P2 | | Note 1 | | P2Q | | Note 1 | | P2XL | | Note 1 | |
| Rc | RHG/RLG | | Note 1 | | RHGQ/RLGQ | | Note 1 | | RXL | | Note 1 | |
| H1Sd | P1 | | Note 1 | | P1Q | | Note 1 | | P1XL | | Note 1 | |
| H1Bd | P1 | P2 | Note 1 | | P1Q | P2Q | Note 1 | | P1XL | P2XL | Note 1 | |
| H2Sd | P2 | | Note 1 | | P2Q | | Note 1 | | P2XL | | Note 1 | |
| H2Bd | P2 | P1 | Note 1 | | P2Q | P1Q | Note 1 | | P2XL | P1XL | Note 1 | |
| Rd | RHG/RLG | Note 1 | | RHGQ/RLGQ | | Note 1 | | RXL | Note 1 | | | |
| R2cd | R2HG/R2LG | | Note 1 | | R2HGQ/R2LGQ | | Note 1 | | R2XL | | Note 1 | |
| FDGcd | -9 V | | | | -9 V | | | | -9 V | | | |
| SHP | SHP1 | | | | SHPQ | | | | Note 4 | | | |
| SHD | SHD1 | | | | SHDQ | | | | Note 5 | | | |

Table 4: Pixel timing table

Notes:

1. This clock should be held at its high level voltage (0V) or held at +5.0V for compatibility with TRUESENSE 5.5 micron Interline Transfer CCD family of products.
2. SHP and SHD are the sample clocks for the analog front end signal processor.
3. This note left intentionally empty.
4. Use SHPLG for the AFE processing the low gain signal. Use SHPHG for the AFE processing the high gain signal.
5. Use SHDLG for the AFE processing the low gain signal. Use SHDHG for the AFE processing the high gain signal.



TIMING DIAGRAMS

Frame Timing Diagrams




Figure 23: The frame timing diagram. See Table 2 for pin assignments

The charge in the photodiodes begins its transfer to the VCCD on the rising edge of the +13 V pulse and is completed by the falling edge of the +13 V pulse on F1T and F1B. During the time period when F1T and F1B are at +13V antiblooming protection is disabled. The photodiode integration time ends on the falling edge of the +13 V pulse.



Line Timing Diagrams




Figure 24: The line timing diagram. See Table 3 for device pin assignments

If the line is to be dumped then clock the FDGab and FDGcd pins as shown. This dumping process eliminates a line of charge and the HCCD does not have to be clocked. To transfer a line from the VCCD to the HCCD without dumping the charge, hold the FDGab and FDGcd pins at a constant -9 V.




Figure 25: Fast dump gate timing detail A. See Table 3 for device pin assignments

When the VCCD is clocked while the FDGab and FDGcd pins are at +5 V, charge is diverted to a drain instead of transferring to the HCCD. The FDG pins must be at +5 V before the first VCCD timing edge begins its transition. The FDG pin must not begin its transition from +5 V back to -9 V until the last VCCD timing edge has completed its transition.




Figure 26: 1/4 resolution line timing diagram. See Table 3 center columns for pin assignments.

The HCCD 1/4 resolution timing has one HCCD clock cycle added. This does a one pixel shift of the HCCD before the 2-pixel charge summing starts on the output amplifier. The one pixel shift is necessary because of the odd number (11 pixels) of dummy pixels at the start of the HCCD. Without the one pixel shift the last dark reference columns would be summed with the first photoactive column instead of adding together the first two photoactive columns.




Figure 27: The XDLR line timing diagram. See Table 3 right columns for pin assignments.

Like the 1/4 resolution mode, the XLDR timing also sums two pixels on the output amplifier sense node. Therefore it also requires one HCCD clock cycle within the line timing.



Electronic Shutter Timing Diagram




Figure 28: Electronic shutter timing diagram.

The electronic shutter pulse can be inserted at the end of any line of the CCD timing. The HCCD should be empty when pulsing the electronic shutter. A good place for the electronic shutter is just after the last pixel is read out of a line. The VCCD clocks should not resume until at least $T_v/2 \mu s$ after the electronic shutter pulse has finished. The HCCD clocks can run during the electronics shutter pulse as long as the HCCD does not contain valid image data.

For short exposures less than one line time, the electronic shutter pulse can appear inside the frame timing diagram of Figure 23. Any electronic shutter pulse transition should be $T_v/2$ away from any VCCD clock transition.



Pixel Timing Diagrams




Figure 29: High gain pixel timing. See Table 4 left columns for pin assignments.

Use this pixel timing to read out every pixel at high gain. If the sensor is to be permanently operated at high gain, the R2ab and R2cd pins can be left floating or set to any DC voltage between +3 V and +5 V. They are internally biased to +4.3 V. The SHP1 and SHD1 pulses indicate where the camera electronics should sample the video waveform. The SHP1 and SHD1 pulses are not applied to the image sensor.




Figure 30: Low gain pixel timing. See Table 4 left columns for pin assignments.

Use this timing to read out every pixel at low gain. If the sensor is to be permanently operated at low gain, the Ra, Rb, Rc, and Rd pins can be set to any DC voltage between +3 V and +5 V. The SHP1 and SHD1 pulses indicate where the camera electronics should sample the video waveform. The SHP1 and SHD1 pulses are not applied to the image sensor.




Figure 31: 1/4 resolution high gain pixel timing. See Table 4 center columns for pin assignments.

Use this pixel timing to read out every pixel at high gain. If the sensor is to be permanently operated at high gain, the R2ab and R2cd pins can be left floating or set to any DC voltage between +3 V and +5 V. They are internally biased to +4.3 V. The SHPQ and SHDQ pulses indicate where the camera electronics should sample the video waveform. The SHPQ and SHDQ pulses are not applied to the image sensor.

The Ra, Rb, Rc, and Rd pins are pulsed at half the frequency of the HCCD clocks. This causes two pixels to be summed on the output amplifier sense node. The SHPQ and SHDQ clocks are also half the frequency of the HCCD clocks.




Figure 32: 1/4 resolution low gain pixel timing. See Table 4 center columns for pin assignments.

Use this timing to read out every pixel at low gain. If the sensor is to be permanently operated at low gain, the Ra, Rb, Rc, and Rd pins can be set to any DC voltage between +3 V and +5 V. The SHPQ and SHDQ pulses indicate where the camera electronics should sample the video waveform. The SHPQ and SHDQ pulses are not applied to the image sensor.

The R2ab, and R2cd pins are pulsed at half the frequency of the HCCD clocks. This causes two pixels to be summed on the output amplifier sense node. The SHPQ and SHDQ clocks are also half the frequency of the HCCD clocks.




Figure 33: XDLR Timing with Constant HCCD. Operating at 20MHz. See Table 4 right columns for pin assignments.




Figure 34: XDLR Timing with Variable HCCD clocking. See Table 4 right columns for pin assignments.

Use this pixel timing to operate the image sensor in the extended linear dynamic range mode (XLDR). This mode requires two sets of analog front end (AFE) signal processing electronics for each output. As shown in Figure 34, one AFE samples the pixel at low gain (SHPLG and SHDLG) and the other AFE samples the pixel at high gain (SHPHG and SHDHG).

Two HCCD pixels are summed on the output amplifier to obtain enough charge to fully use the 82 db dynamic range of the XLDR timing. Combined with two-line VCCD summing, a total of 160,000 electrons of signal (4x 40,000) can be sampled with 12 electrons or less noise. 82 db linear dynamic range is very large. Make certain the camera optics is capable of focusing an 82 db dynamic range image on the sensor. Lens flare caused by inexpensive optics or even dust on the lens will limit the dynamic range.

This timing shows the HCCD in Figure 34, not being clocked at a constant frequency. If this is a problem for the HCCD timing generator, then the HCCD may be clocked at a constant frequency at the expense of about 33% slower frame rate.




Figure 35: A block diagram showing the AFE connections for XLDR timing.

VCCD Clock Rise and Fall Time




Figure 36: VCCD Clock Rise Time and Fall Time



Storage and Handling

STORAGE CONDITIONS

| Description | Symbol | Minimum | Maximum | Units | Notes |
|---------------------|-----------------|---------|---------|-------|-------|
| Storage Temperature | T _{ST} | -55 | +80 | °C | 1 |
| Humidity | RH | 5 | 90 | % | 2 |

Notes:

1. Long-term storage toward the maximum temperature will accelerate color filter degradation.
2. T=25 °C. Excessive humidity will degrade MTTF.

ESD

1. This device contains limited protection against Electrostatic Discharge (ESD). ESD events may cause irreparable damage to a CCD image sensor either immediately or well after the ESD event occurred. Failure to protect the sensor from electrostatic discharge may affect device performance and reliability.
2. Devices should be handled in accordance with strict ESD procedures for Class 0 (<250V per JESD22 Human Body Model test), or Class A (<200V JESD22 Machine Model test) devices. Devices are shipped in static-safe containers and should only be handled at static-safe workstations.
3. See Application Note *Image Sensor Handling Best Practices* for proper handling and grounding procedures. This application note also contains workplace recommendations to minimize electrostatic discharge.
4. Store devices in containers made of electro-conductive materials.

COVER GLASS CARE AND CLEANLINESS

1. The cover glass is highly susceptible to particles and other contamination. Perform all assembly operations in a clean environment.
2. Touching the cover glass must be avoided.
3. Improper cleaning of the cover glass may damage these devices. Refer to Application Note *Image Sensor Handling Best Practices*.

ENVIRONMENTAL EXPOSURE

1. Extremely bright light can potentially harm CCD image sensors. Do not expose to strong sunlight for long periods of time, as the color filters and/or microlenses may become discolored. In addition, long time exposures to a static high contrast scene should be avoided. Localized changes in response may occur from color filter/microlens aging. For Interline devices, refer to Application Note *Using Interline CCD Image Sensors in High Intensity Visible lighting Conditions*.
2. Exposure to temperatures exceeding maximum specified levels should be avoided for storage and operation, as device performance and reliability may be affected.
3. Avoid sudden temperature changes.
4. Exposure to excessive humidity may affect device characteristics and may alter device performance and reliability, and therefore should be avoided.
5. Avoid storage of the product in the presence of dust or corrosive agents or gases, as deterioration of lead solderability may occur. It is advised that the solderability of the device leads be assessed after an extended period of storage, over one year.

SOLDERING RECOMMENDATIONS

1. The soldering iron tip temperature is not to exceed 370 °C. Higher temperatures may alter device performance and reliability.
2. Flow soldering method is not recommended. Solder dipping can cause damage to the glass and harm the imaging capability of the device. Recommended method is by partial heating using a grounded 30 W soldering iron. Heat each pin for less than 2 seconds duration.





Figure 38: Completed Assembly (2 of 2)

Notes:

1. Units IN [MM]



COVER GLASS




Figure 39: Cover Glass

Notes:

1. Substrate = Schott D263T eco
2. Dust, Scratch, Inclusion Specifocation:
 - a. 20 µm Max size in Zone A
 - b. Zone A = 1.474 x 1.000 [16.43 x 10.08] Centered
3. MAR coated both sides
4. Spectral Transmission
 - a. 350 – 365 nm: T ≥ 88%
 - b. 365 – 405 nm: T ≥ 94%
 - c. 405 – 450 nm: T ≥ 98%
 - d. 450 – 650 nm: T ≥ 99%
 - e. 650 – 690 nm: T ≥ 98%
 - f. 690 – 770 nm: T ≥ 94%
 - g. 770 – 870 nm: T ≥ 88%
5. Units: IN [MM]



COVER GLASS TRANSMISSION




Figure 40: Cover Glass Transmission



Quality Assurance and Reliability

QUALITY AND RELIABILITY

All image sensors conform to the specifications stated in this document. This is accomplished through a combination of statistical process control and visual inspection and electrical testing at key points of the manufacturing process, using industry standard methods. Information concerning the quality assurance and reliability testing procedures and results are available from ON Semiconductor upon request. For further information refer to Application Note *Quality and Reliability*.

REPLACEMENT

All devices are warranted against failure in accordance with the *Terms of Sale*. Devices that fail due to mechanical and electrical damage caused by the customer will not be replaced.

LIABILITY OF THE SUPPLIER

A reject is defined as an image sensor that does not meet all of the specifications in this document upon receipt by the customer. Product liability is limited to the cost of the defective item, as defined in the *Terms of Sale*.

LIABILITY OF THE CUSTOMER

Damage from mishandling (scratches or breakage), electrostatic discharge (ESD), or other electrical misuse of the device beyond the stated operating or storage limits, which occurred after receipt of the sensor by the customer, shall be the responsibility of the customer.

TEST DATA RETENTION

Image sensors shall have an identifying number traceable to a test data file. Test data shall be kept for a period of 2 years after date of delivery.

MECHANICAL

The device assembly drawing is provided as a reference.

ON Semiconductor reserves the right to change any information contained herein without notice. All information furnished by ON Semiconductor is believed to be accurate.

Life Support Applications Policy

ON Semiconductor image sensors are not authorized for and should not be used within Life Support Systems without the specific written consent of ON Semiconductor.




Revision Changes

MTD/PS-1248

| Revision Number | Description of Changes |
|-----------------|---|
| 1.0 | <ul style="list-style-type: none"> Initial Release |

PS-0010

| Revision Number | Description of Changes |
|-----------------|---|
| 1.0 | <ul style="list-style-type: none"> Initial release with new document number, updated branding and document template Updated <i>Storage and Handling</i> and <i>Quality Assurance and Reliability</i> sections |
| 2.0 | <ul style="list-style-type: none"> Updated figure "<i>Output Amplifier – showing dual reset pins</i>" by adding the second reset pin added to the artwork. Adjusted description in the <i>KAI-29050 Compatibility</i> section for clarity. Added two figures to show the linear range of the low-gain mode and the high-gain mode. Made changes to the <i>Image Performance</i> section, specifically, to the <i>Specifications</i> table. Added expected charge capacity for floating diffusion node, and photodiode non-linearity. Revised operating levels for RG and RG2. New levels specified are R_L (to designate low level) and R_A (to designate amplitude). The specified low level for RG changes from -2V to -3V. The specified low level for RG changes from -2V to -1.8V. Both signals now specify a 6V swing with respect to the R_L level instead of the implied 5V swing in the previous revisions. Updated the Vx_L and FDG levels from the current values of -9.0V +/- 0.5V to a new requirement of -8.0V +/- 0.2V. Updated the VESD level from the current values of -9.0V +/- 0.5V to a new requirement of Vx_L max (-8.2V) to -9.5V min. Reduced the RD maximum allowed value from 17.5V to 15.5V. Changed specification for vertical rise time, t_{vr}, and vertical fall time, t_{vf}, to be specified at 5% min and a value of 10% max of the pulse width rather than 1us max. Update the monochrome QE curve with new measured value. Restate the monochrome QEmax typical performance value from the current 50% value to a new value of 48%. Update the RGB QE curves with new measured values. Restate the RGB QEmax typical performance values from the current 31, 42%, and 41% values to new values of 32%, 41%, 39% respectively. Corrected artwork "<i>Electronic Shutter Timing Diagram</i>". "VAB +VES" label changed to "VAB". Provided clarification on note stating "This clock should be held at its high level voltage." For the unused H register for alternate operation. New note states: "This clock should be held at its high level voltage (0V) or held at +5.0V for compatibility with TRUESENSE 5.5 micron Interline Transfer CCD family of products." In the "<i>Line Timing Diagram</i>", changed reference signal label from FDB, FDT to FDGab, FDGcd for consistency. Changed typographical error in the typical value for "<i>Maximum Gain Difference Between Outputs</i>", ΔG, from a typical value of 1% to 10%. Changed the symbol found in note 2 of the <i>Timing Requirements and Characteristics</i> from t_V to t_{Vr}. |
| 2.1 | <ul style="list-style-type: none"> Updated branding |

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
 P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
 USA/Canada
Europe, Middle East and Africa Technical Support:
 Phone: 421 33 790 2910
Japan Customer Focus Center
 Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative